Three-Phase Hybrid Cascaded Multilevel Inverter Using Topological Modules With 1:7 Ratio of Asymmetry

被引:23
作者
Chattopadhyay, Sumit K. [1 ]
Chakraborty, Chandan [1 ]
机构
[1] IIT Kharagpur, Dept Elect Engn, Kharagpur 721302, W Bengal, India
基金
英国工程与自然科学研究理事会;
关键词
Inverter topology; level doubling network (LDN); modulation technique; multilevel inverter; space vector; H-BRIDGE; REDUCED NUMBER; CONVERTER TOPOLOGY; SWITCHED-CAPACITOR; VOLTAGE; MODULATION; ALGORITHM; SCHEME; SYSTEMS; DRIVES;
D O I
10.1109/JESTPE.2018.2828100
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Asymmetrical cascaded topology can produce more number of levels. This can be further boosted by using level doubling networks (LDNs). An LDN is a floating capacitor fed two-switch topology that almost doubles the number of levels without necessitating any closed-loop control for the voltage balancing of the floating capacitors. Topological modules (TMs) are formed by using LDN. This paper shows the uniqueness of 1:7 ratio of asymmetry (between the TMs) to maximize the number of levels without having any loss in the intermittent voltage levels for the line-to-line voltage in a three-phase system. A new control technique to select the right space vector without generating any dc component in the output phase voltage is reported. Step-by-step description of the controller is presented in this paper. Extensive simulations using MATLAB/Simulink and supporting experimental results using a laboratory prototype have confirmed the usefulness of the proposed controller.
引用
收藏
页码:2302 / 2314
页数:13
相关论文
共 40 条
[1]   Optimization Assessment of a New Extended Multilevel Converter Topology [J].
Alishah, Rasoul Shalchi ;
Hosseini, Seyed Hossein ;
Babaei, Ebrahim ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (06) :4530-4538
[2]   Optimal design of new cascade multilevel converter topology based on series connection of extended sub-multilevel units [J].
Alishah, Rasoul Shalchi ;
Hosseini, Seyed Hossein ;
Babaei, Ebrahim ;
Sabahi, Mehran ;
Gharehkoushan, Amirreza Zarrin .
IET POWER ELECTRONICS, 2016, 9 (07) :1341-1349
[3]   Reduction of Power Electronic Elements in Multilevel Converters Using a New Cascade Structure [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyed Hossein ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (01) :256-269
[4]   A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches [J].
Babaei, Ebrahim ;
Laali, Sara ;
Bayat, Zahra .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (02) :922-929
[5]   Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units [J].
Babaei, Ebrahim ;
Laali, Sara ;
Alilu, Somayeh .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (12) :6664-6671
[6]   A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge [J].
Babaei, Ebrahim ;
Alilu, Somayeh ;
Laali, Sara .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (08) :3932-3939
[7]   Circulating Current Suppression of the Modular Multilevel Converter in a Double-Frequency Rotating Reference Frame [J].
Bahrani, Behrooz ;
Debnath, Suman ;
Saeedifard, Maryam .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (01) :783-792
[8]   Space-Vector-Based Generalized Discontinuous Pulsewidth Modulation for Three-Level Inverters Operating at Lower Modulation Indices [J].
Bhattacharya, Subhadeep ;
Mascarella, Diego ;
Joos, Geza .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2017, 5 (02) :912-924
[9]   A fast space-vector modulation algorithm for multilevel three-phase converters [J].
Celanovic, N ;
Boroyevich, D .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (02) :637-641
[10]   A New Multilevel Inverter Topology With Self-Balancing Level Doubling Network [J].
Chattopadhyay, Sumit K. ;
Chakraborty, Chandan .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (09) :4622-4631