Optimization of Core-based SOC Test Scheduling based on Modified Differential Evolution Algorithm

被引:0
作者
Deng Libao [1 ]
Wei Debao [2 ]
Qiao Liyan [2 ]
Bian Xiaolong [2 ]
Zhang Baoquan [2 ]
机构
[1] Harbin Inst Technol Weihai, Sch Informat & Elect Engn, Weihai, Peoples R China
[2] Harbin Inst Technol, Sch Elect Engn & Automat, Harbin, Peoples R China
来源
2016 IEEE AUTOTESTCON PROCEEDINGS | 2016年
关键词
SOC test scheduling; differential evolution; hybrid mutation mechanism; probability estimation operator; TEST ACCESS ARCHITECTURES; ON-A-CHIP;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
System on a chip (SOC) based on reusable IP core has been widely used in integrated circuit (IC) design and manufacturing. However SOC efficient test is still the bottle-neck issue. Test scheduling can enhance parallel test to minimize test application time at SOC system level. We present a modified differential evolution (MDE) approach to solve the problems of test scheduling and test access mechanism (TAM) partition for system on chips. A new hybrid mutation mechanism based on the probability estimation operator is introduced in the paper for better handling test scheduling, where the first variation coefficient stays the same but the second variation coefficient changes with iterative times. The different evolutionary strategies are adopted to accelerate effectively convergence without loss in population diversity as far as possible. Different mutation operators and evolutionary strategies are combined to get optimal results. The experimental results on ITC'02 SOC benchmarks are encouraging compared with the improved quantum-inspired evolutionary (IQI), genetic algorithm (GA), the integer linear programming formulation (ILP) and heuristic approaches.
引用
收藏
页数:6
相关论文
共 14 条
[1]   Design of system-on-a-chip test access architectures under place-and-route and power constraints [J].
Chakrabarty, K .
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, :432-437
[2]   Optimal test access architectures for system-on-a-chip [J].
Chakrabarty, K .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2001, 6 (01) :26-49
[3]  
Chattopadhyay S, 2003, VLSI DES INT C IEEE, P341
[4]   The multidimensional 0-1 knapsack problem:: An overview [J].
Fréville, A .
EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2004, 155 (01) :1-21
[5]   Test wrapper and test access mechanism co-optimization for system-on-chip [J].
Iyengar, V ;
Chakrabarty, K ;
Marinissen, EJ .
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :1023-1032
[6]   Efficient wrapper/TAM co-optimization for large SOCs [J].
Iyengar, V ;
Chakrabarty, K ;
Marinissen, EJ .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, :491-498
[7]  
Iyengar V., 2002, J ELECT TESTING THEO, V18
[8]  
Krause J, 2013, BRICS C COMP INT BRA, P381
[9]  
Lichtblau D., 2010, DIFFERENTIAL EVOLUTI
[10]  
Menhas M I., 2010, 2010 INT C LIF SYST, P49