共 14 条
[1]
Design of system-on-a-chip test access architectures under place-and-route and power constraints
[J].
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000,
2000,
:432-437
[3]
Chattopadhyay S, 2003, VLSI DES INT C IEEE, P341
[5]
Test wrapper and test access mechanism co-optimization for system-on-chip
[J].
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS,
2001,
:1023-1032
[6]
Efficient wrapper/TAM co-optimization for large SOCs
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS,
2002,
:491-498
[7]
Iyengar V., 2002, J ELECT TESTING THEO, V18
[8]
Krause J, 2013, BRICS C COMP INT BRA, P381
[9]
Lichtblau D., 2010, DIFFERENTIAL EVOLUTI
[10]
Menhas M I., 2010, 2010 INT C LIF SYST, P49