Theorems for identifying undetectable faults in partial-scan circuits

被引：2
|
作者：
Pomeranz, I [1 ]
Reddy, SM
机构：
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
[2] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2003年 / 22卷 / 08期
关键词：
iterative logic array; pairwise distinguishing sequences; partial scan; undetectable faults;
D O I：
10.1109/TCAD.2003.814957
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We provide a definition of undetectable faults in partial-scan circuits under a test application scheme where a test consists of primary input vectors applied at-speed between scan operations. We also provide sufficient conditions for a fault to be undetectable under this test application scheme. We present experimental results on finite-state machine benchmarks to demonstrate the effectiveness of these conditions in identifying undetectable faults.
引用
收藏
页码：1092 / 1097
页数：6
相关论文
共 50 条
  • [21] Automatic generation of critical-path tests for a partial-scan microprocessor
    Grodstein, J
    Bhavsar, D
    Bettada, V
    Davies, R
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 180 - 186
  • [22] Removal of redundancy in combinational circuits under classification of undetectable faults
    Kajihara, Seiji
    Kinoshita, Kozo
    Shiba, Haruko
    Systems and Computers in Japan, 1993, 24 (07): : 31 - 40
  • [23] Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect
    Efthymiou, A
    Bainbridge, J
    Edwards, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (12) : 1384 - 1393
  • [24] DESIGNING CIRCUITS WITH PARTIAL SCAN
    AGRAWAL, VD
    CHENG, KT
    JOHNSON, DD
    LIN, TS
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (02): : 8 - 15
  • [25] IDENTIFYING UNTESTABLE FAULTS IN SEQUENTIAL-CIRCUITS
    LIANG, HC
    LEE, CL
    CHEN, JE
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 14 - 23
  • [26] A methodology for calculating the undetectable double-faults in self-checking circuits
    Nikolaidis, S
    Karaolis, E
    Kakarountas, A
    Papadomanolakis, K
    Goutis, CE
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (01) : 75 - 91
  • [27] Towards simultaneous delay-fault built-in self-test and partial-scan insertion
    Parthasarathy, G
    Bushnell, ML
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 210 - 217
  • [28] On application of output masking to undetectable faults in synchronous sequential circuits with design-for-testability logic
    Pomeranz, I
    Reddy, SM
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 867 - 872
  • [29] Test generation for SI asynchronous circuits with undetectable faults from signal transition graph specification
    Oh, E
    Lee, JG
    Lee, DI
    Choi, HY
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (06): : 1506 - 1514
  • [30] A PARTIAL SCAN METHOD FOR SEQUENTIAL-CIRCUITS WITH FEEDBACK
    CHENG, KT
    AGRAWAL, VD
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (04) : 544 - 548
12345