Narrow-band low-noise amplifier synthesis for high-performance system-on-chip design

被引:6
作者
Nieuwoudt, Arthur [1 ]
Ragheb, Tamer [1 ]
Massoud, Yehia [1 ]
机构
[1] Rice Univ, Dept Elect & Comp Engn, Houston, TX 77005 USA
关键词
low noise amplifier; LNA optimization; analog synthesis;
D O I
10.1016/j.mejo.2007.08.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a systematic synthesis methodology for fully integrated narrow-band CMOS low-noise amplifiers (LNAs) in high-performance system-on-chip (SoC) designs. The methodology is based on deterministic gradient-based numerical nonlinear optimization and the normal boundary intersection (NBI) method for Pareto optimization. We simultaneously optimize transistor widths, bias voltages, and input and output matching network passive components, which yields integrated inductor values that are more than one order of magnitude less than those generated by several existing equation-based LNA design techniques. By generating significantly smaller inductor values, we enable the SoC integration of the complete LNA. When the synthesized LNAs are characterized using circuit-level simulation, our methodology yields up to 35% and 58% improvement in noise figure and gain, respectively. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1123 / 1134
页数:12
相关论文
共 34 条
[21]   Accurate analytical spiral inductor modeling techniques for efficient design space exploration [J].
Nieuwoudt, Arthur ;
McCorquodale, Michael S. ;
Borno, Ruba T. ;
Massoud, Yehia .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (12) :998-1001
[22]   Analytical wide-band modeling of high frequency resistance in integrated spiral inductors [J].
Nieuwoudt, Arthur ;
Massoud, Yehia .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 50 (02) :133-136
[23]   Parasitic-aware design and optimization of a fully integrated CMOS wideband amplifier [J].
Park, J ;
Choi, K ;
Allstot, DJ .
ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, :904-907
[24]  
RAGHEB T, 2006, P ACM GREAT LAK S VL, P187
[25]   Parasitic-aware analytical modeling of integrated CMOS inductively degenerated narrow-band low noise amplifiers [J].
Ragheb, Tamer ;
Nieuwoudt, Arthur ;
Massoud, Yehia .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 51 (01) :11-17
[26]  
RANJAN M, 1940, P IEEE INT BEH MOD S
[27]   Noise modeling for RF CMOS circuit simulation [J].
Scholten, AJ ;
Tiemeijer, LF ;
van Langevelde, R ;
Havens, RJ ;
Zegers-van Duijnhoven, ATA ;
Venezia, VC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) :618-632
[28]   A 1.5-V, 1.5-GHz CMOS low noise amplifier [J].
Shaeffer, DK ;
Lee, TH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) :745-759
[29]  
SHOUXIAN M, 2005, IEEE T CIRCUITS SYST, P784
[30]  
Stehr G, 2003, DES AUT CON, P958