A systematic approach to profiling for hardware/software partitioning

被引:5
|
作者
Finc, M [1 ]
Zemva, A [1 ]
机构
[1] Univ Ljubljana, Fac Elect Engn, Lab Integrated Circuits Design, Ljubljana 1000, Slovenia
关键词
hardware/software (HW/SW) co-design; HW/SW partitioning; Field Programmable gate array (FPGA); embedded soft-core processor; performance analysis; profiling; system-on-programmable-chip (SoPC);
D O I
10.1016/j.compeleceng.2004.07.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present an efficient approach to profiling for HW/SW partitioning. The execution of arbitrary SW code regions is analyzed with a clock-cycle accuracy without introducing an additional profiling induced performance overhead. Based on the profiling principle, performance analysis of the initial functional SW description and performance estimation of various HW/SW partitioning configurations are systematically and iteratively carried out. For an efficient evaluation of different partitioning possibilities no design and implementation of HW co-processing blocks are necessary. The principle equally covers the simulation and implementation domains. The approach is highly suitable for embedded soft-core SoPC applications. In order to demonstrate its use, we developed a COMET Profiler tool. The design flow is illustrated with two case studies. (c) 2005 Elsevier Ltd. All rights reserved.
引用
收藏
页码:93 / 111
页数:19
相关论文
共 50 条
  • [1] A constructive approach to hardware/software partitioning
    Silva, L
    Sampaio, A
    Barros, E
    FORMAL METHODS IN SYSTEM DESIGN, 2004, 24 (01) : 45 - 90
  • [2] An algebraic approach to hardware/software partitioning
    Qin, SC
    He, JF
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 273 - 276
  • [3] A Constructive Approach to Hardware/Software Partitioning
    Leila Silva
    Augusto Sampaio
    Edna Barros
    Formal Methods in System Design, 2004, 24 : 45 - 90
  • [5] Evolutionary approach to hardware/software partitioning
    Hu, X
    Greenwood, G
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (03): : 203 - 209
  • [6] Hardware/software partitioning of a Bayesian spam filter via hardware profiling
    Alkabani, Yousra M.
    El-Kharashi, M. Watheq
    Bedor, Hassan S.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 3266 - +
  • [7] Profiling tools for hardware/software partitioning of embedded applications
    Suresh, DC
    Najjar, WA
    Vahid, F
    Villarreal, JR
    Stitt, G
    ACM SIGPLAN NOTICES, 2003, 38 (07) : 189 - 198
  • [8] An approach to hardware/software partitioning for multiple hardware devices model
    Pu, GG
    Zhao, XP
    Wang, SL
    Qiu, ZY
    He, JF
    Wang, Y
    PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, 2004, : 376 - 385
  • [9] Galois lattice approach to hardware/software partitioning
    Kamdem, R
    Njiwoua, P
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOL VI, PROCEEDINGS, 1999, : 3029 - 3035
  • [10] Dynamic hardware/software partitioning: A first approach
    Stitt, G
    Lysecky, R
    Vahid, F
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 250 - 255