High Speed VLSI Architecture Design Using FFT for 5G Communications

被引：0

作者：

Devi, P. Lakshmi ^{[1
]}

Malipatil, Somashekhar ^{[2
]}

Surekha, P. S. ^{[2
]}

机构：

[1] St Peeters Engn Coll A, Dept Elect & Commun Engn, Hyderabad, Telangana, India

[2] Malla Reddy Engn Coll & Management Sci, Dept Elect & Commun Engn, Medchal, Telangana, India

来源：

INVENTIVE COMPUTATION AND INFORMATION TECHNOLOGIES, ICICIT 2021 | 2022年 / 336卷

关键词：

Coordinate rotation digital computer (CORDIC); FFT; DFT; Xilinx ISE 14.7; Verilog; 5G; VLSI; PROCESSOR;

D O I：

10.1007/978-981-16-6723-7_22

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A high speed FFT processor is designed supporting 16- to 4096-point FFTs and 12- to 2400-point DFTs for 5G, WLAN. The processor is designed for high speed applications and source code is written in Verilog. Synthesis and simulation is done in Xilinx ISE 14.7. The power dissipation is minimized (20.3 mW) and delay is 9.539 ns and further extension is done using CORDIC processor delay is 7.55 ns. In this paper, high speed VLSI Architecture designed using FFT for 5G Communications. The proposed results are compared with the existed work.

引用

页码：297 / 304

页数：8

共 50 条

[31] VLSI design of an RSA encryption/decryption chip using systolic array based architecture [J].

Sun, Chi-Chia ;

Lin, Bor-Shing ;

Jan, Gene Eu ;

Lin, Jheng-Yi .

INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (09) :1538-1549

[32] FFT Design for OFDM-based Cognitive Radio Using a Reconfigurable Baseband Processing Architecture [J].

Lu, Wenqing ;

Sobelman, Gerald E. ;

Zhou, Xiaofang ;

Ren, Junyan .

2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,

[33] VLSI design of a high-speed and area-efficient JPEG2000 encoder [J].

Mei, Kuizhi ;

Zheng, Nanning ;

Huang, Chang ;

Liu, Yuehu ;

Zeng, Qiang .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (08) :1065-1078

[34] High-Speed Configurable VLSI Architecture of a General Purpose Lifting-Based Discrete Wavelet Processor [J].

Guntoro, Andre ;

Keil, Hans-Peter ;

Glesner, Manfred .

E-BUSINESS AND TELECOMMUNICATIONS, 2009, 48 :318-330

[35] Multiplier Less High Speed VLSI Architecture for Lifting Based 1-D Discrete Wavelet Transform [J].

Dahiya, Vidyanand ;

Singhal, Manish ;

Joshi, Amit .

2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,

[36] Design and VLSI architecture and implementation of wave digital filters using short signed digit coefficients [J].

Summerfield, S ;

Wicks, T ;

Lawson, S .

IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (05) :259-266

[37] Novel Design of FFT using High Radix Butterfly of Complex Valued Data [J].

Kudeshia, Surabhi ;

Potnis, Anjali Ashish .

2017 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2017,

[38] High-efficiency VLSI architecture design for motion-estimation in H.264/AVC [J].

Hsu, Chun-Lung ;

Ho, Mean-Hom .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (12) :2818-2825

[39] 5G Enabled Dual Vision and Speech Enhancement Architecture for Multimodal Hearing-Aids [J].

Ni, Xianpo ;

Cen, Yang ;

Tyagi, Tushar ;

Enemali, Godwin ;

Arslan, Tughrul .

ELECTRONICS, 2024, 13 (13)

[40] Low-power and high-speed VLSI architecture for lifting-based forward and inverse wavelet transform [J].

Lan, XG ;

Zheng, NN ;

Liu, YH .

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (02) :379-385

← 1 2 3 4 5 →