High Speed VLSI Architecture Design Using FFT for 5G Communications

被引：0

作者：

Devi, P. Lakshmi ^{[1
]}

Malipatil, Somashekhar ^{[2
]}

Surekha, P. S. ^{[2
]}

机构：

[1] St Peeters Engn Coll A, Dept Elect & Commun Engn, Hyderabad, Telangana, India

[2] Malla Reddy Engn Coll & Management Sci, Dept Elect & Commun Engn, Medchal, Telangana, India

来源：

INVENTIVE COMPUTATION AND INFORMATION TECHNOLOGIES, ICICIT 2021 | 2022年 / 336卷

关键词：

Coordinate rotation digital computer (CORDIC); FFT; DFT; Xilinx ISE 14.7; Verilog; 5G; VLSI; PROCESSOR;

D O I：

10.1007/978-981-16-6723-7_22

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A high speed FFT processor is designed supporting 16- to 4096-point FFTs and 12- to 2400-point DFTs for 5G, WLAN. The processor is designed for high speed applications and source code is written in Verilog. Synthesis and simulation is done in Xilinx ISE 14.7. The power dissipation is minimized (20.3 mW) and delay is 9.539 ns and further extension is done using CORDIC processor delay is 7.55 ns. In this paper, high speed VLSI Architecture designed using FFT for 5G Communications. The proposed results are compared with the existed work.

引用

页码：297 / 304

页数：8

共 50 条

[21] Design and Comparison of FFT VLSI Architectures for SoC Telecom Applications with Different Flexibility, Speed and Complexity Trade-Offs [J].

Saponara, Sergio ;

Rovini, Massimo ;

Fanucci, Luca ;

Karachalios, Athanasios ;

Lentaris, George ;

Reisis, Dionysios .

CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2012, 31 (02) :627-649

[22] Low-Power/High-Speed Scalable and Subchannelizable FFT Architecture for SOFDMA Application [J].

Lee, Yang-Han ;

Chiang, Jen-Shiun ;

Chou, Yen-Hsih ;

Lee, Yu-Shih ;

Tseng, Hsien-Wei ;

Chuang, Ming-Hsueh .

JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2008, 11 (03) :313-324

[23] Design and High-Speed Component Tests of an SFQ FFT Processor Using the 10 kA/cm2 Nb Advanced Process [J].

Sakashita, Y. ;

Ono, T. ;

Yamanashi, Y. ;

Yoshikawa, N. .

2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2015,

[24] VLSI design of low-cost and high-precision fixed-point reconfigurable FFT processors [J].

Xiao, Hao ;

Yin, Xiang ;

Wu, Ning ;

Chen, Xin ;

Li, Jun ;

Chen, Xiaoxing .

IET COMPUTERS AND DIGITAL TECHNIQUES, 2018, 12 (03) :105-110

[25] A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000 [J].

Di, Zhixiong ;

Hao, Yue ;

Shi, Jiangyi ;

Ma, Peijun .

JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2015, 81 (02) :227-247

[26] A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000 [J].

Zhixiong Di ;

Yue Hao ;

Jiangyi Shi ;

Peijun Ma .

Journal of Signal Processing Systems, 2015, 81 :227-247

[27] VLSI Design for High-Speed Image Computing Using Fast Convolution-Based Discrete Wavelet Transform [J].

Maamoun, Mountassar ;

Namane, Abderrahmane ;

Neggazi, Mehdi ;

Beguenane, Rachid ;

Meraghni, Abdelhamid ;

Berkani, Daoud .

WORLD CONGRESS ON ENGINEERING 2009, VOLS I AND II, 2009, :817-+

[28] High-Speed High-Throughput VLSI Architecture for RSA Montgomery Modular Multiplication with Efficient Format Conversion [J].

Parihar A. ;

Nakhate S. .

Journal of The Institution of Engineers (India): Series B, 2019, 100 (03) :217-222

[29] A high-performance VLSI architecture for reconfigurable FIR using distributed arithmetic [J].

Mohanty, Basant Kumar ;

Meher, Pramod Kumar ;

Singhal, Subodh Kumar ;

Swamy, M. N. S. .

INTEGRATION-THE VLSI JOURNAL, 2016, 54 :37-46

[30] VLSI architecture design and implementation of 5/3 and 9/7 lifting Discrete Wavelet Transform [J].

Naseer, Raja Arslan ;

Nasim, Muneeba ;

Sohaib, Muhummad ;

Younis, Ch. Jabbar ;

Mehmood, Anzar ;

Alam, Mehboob ;

Massoud, Yehia .

INTEGRATION-THE VLSI JOURNAL, 2022, 87 :253-259

← 1 2 3 4 5 →