共 50 条
[41]
Exploration of Various Test Pattern Generators for Power Reduction in LBIST
[J].
2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC),
2017,
:710-713
[42]
Test Scheduling with Built in Logic Block Observer for NoC Architecture
[J].
2017 INTERNATIONAL CONFERENCE ON INNOVATIVE MECHANISMS FOR INDUSTRY APPLICATIONS (ICIMIA),
2017,
:14-17
[44]
New Test Compression Scheme Based on Low Power BIST
[J].
2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013),
2013,
[47]
Multiple Single Input Change Test Vector for BIST Schemes
[J].
2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE),
2014,