Bounds on pseudoexhaustive test lengths

被引:2
作者
Srinivasan, R [1 ]
Gupta, SK
Breuer, MA
机构
[1] AT&T Bell Labs, Engn Res Ctr, Lucent Technol, Princeton, NJ 08542 USA
[2] Univ So Calif, Dept Elect Engn Syst, Los Angeles, CA 90089 USA
关键词
LFSR; pseudoexhaustive testing; test length bound;
D O I
10.1109/92.711313
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Pseudoexhaustive testing involves applying all possible input patterns to the individual output cones of a combinational circuit. Based on our new algebraic results, we have derived both generic (cone-independent) and circuit-specific (cone-dependent) bounds on the minimal length of a test required so that each cone in a circuit is exhaustively tested. For any circuit with five or fewer outputs, and where each output has k or fewer inputs, we show that the circuit can always be pseudoexhaustively tested with just 2(k) patterns. We derive a tight upper bound on pseudoexhaustive test length for a given circuit by utilizing the knowledge of the structure of the circuit output cones. Since our circuit-specific bound is sensitive to the ordering of the circuit inputs, we show how the bound can be improved by permuting these inputs.
引用
收藏
页码:420 / 431
页数:12
相关论文
共 50 条
[41]   Exploration of Various Test Pattern Generators for Power Reduction in LBIST [J].
Jambagi, Savitri Basappa ;
Yellampalli, Siva S. .
2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, :710-713
[42]   Test Scheduling with Built in Logic Block Observer for NoC Architecture [J].
Waseem, Shaik Mohammed ;
Fatima, Afroz .
2017 INTERNATIONAL CONFERENCE ON INNOVATIVE MECHANISMS FOR INDUSTRY APPLICATIONS (ICIMIA), 2017, :14-17
[43]   Pseudo-Random Test Generation for Large Combinational Circuits [J].
李忠诚 ;
闵应骅 .
Journal of Computer Science and Technology, 1992, (01) :19-28
[44]   New Test Compression Scheme Based on Low Power BIST [J].
Tyszer, J. ;
Filipek, M. ;
Mrugalski, G. ;
Mukherjee, N. ;
Rajski, J. .
2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,
[45]   Low-Power Scan Operation in Test Compression Environment [J].
Czysz, Dariusz ;
Kassab, Mark ;
Lin, Xijiang ;
Mrugalski, Grzegorz ;
Rajski, Janusz ;
Tyszer, Jerzy .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (11) :1742-1755
[46]   Low-Power Programmable PRPG With Test Compression Capabilities [J].
Filipek, Michal ;
Mrugalski, Grzegorz ;
Mukherjee, Nilanjan ;
Nadeau-Dostie, Benoit ;
Rajski, Janusz ;
Solecki, Jedrzej ;
Tyszer, Jerzy .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (06) :1063-1076
[47]   Multiple Single Input Change Test Vector for BIST Schemes [J].
Kumar, V. Selva ;
Mohan, J. .
2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
[48]   On-chip test vector generation and downsampling for testing RSFQ circuits [J].
Chen, Liyun ;
Maezawa, Masaaki ;
Ying, Liliang ;
Ren, Jie ;
Wang, Zhen .
SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2022, 35 (11)
[49]   An improved low transition test pattern generator for low power applications [J].
Vellingiri, Govindaraj ;
Jayabalan, Ramesh .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2017, 21 (3-4) :247-263
[50]   EBIST: A novel test generator with built-in fault detection capability [J].
Pradhan, DK ;
Liu, CS .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (09) :1457-1466