Bounds on pseudoexhaustive test lengths

被引:2
作者
Srinivasan, R [1 ]
Gupta, SK
Breuer, MA
机构
[1] AT&T Bell Labs, Engn Res Ctr, Lucent Technol, Princeton, NJ 08542 USA
[2] Univ So Calif, Dept Elect Engn Syst, Los Angeles, CA 90089 USA
关键词
LFSR; pseudoexhaustive testing; test length bound;
D O I
10.1109/92.711313
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Pseudoexhaustive testing involves applying all possible input patterns to the individual output cones of a combinational circuit. Based on our new algebraic results, we have derived both generic (cone-independent) and circuit-specific (cone-dependent) bounds on the minimal length of a test required so that each cone in a circuit is exhaustively tested. For any circuit with five or fewer outputs, and where each output has k or fewer inputs, we show that the circuit can always be pseudoexhaustively tested with just 2(k) patterns. We derive a tight upper bound on pseudoexhaustive test length for a given circuit by utilizing the knowledge of the structure of the circuit output cones. Since our circuit-specific bound is sensitive to the ordering of the circuit inputs, we show how the bound can be improved by permuting these inputs.
引用
收藏
页码:420 / 431
页数:12
相关论文
共 50 条
[31]   Testing IP cores with pseudo exhaustive test sets [J].
Tang, R ;
Si, PF ;
Huang, WK ;
Lombardi, F .
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, :740-743
[32]   Test Pattern Generation Technology Based on TPAC and LFSR [J].
Guo, M. -M. ;
Kuang, J. -Sh .
2011 AASRI CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INDUSTRY APPLICATION (AASRI-AIIA 2011), VOL 2, 2011, :257-260
[33]   PROVABLY GOOD PATTERN GENERATORS FOR A RANDOM PATTERN TEST [J].
SPENCER, TH .
ALGORITHMICA, 1994, 11 (05) :429-442
[34]   Modified test generation methods for synchronous sequential circuits [J].
Kemamalini, A. ;
Seshasayanan, R. .
2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
[35]   Test Compression Using Extended Nonlinear Binary Codes [J].
Novak, Ondrej .
2018 IEEE 24TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2018), 2018, :255-256
[36]   Test pattern generation using a dual MAC unit [J].
Bae, S ;
Yoon, S ;
Kim, S ;
Kang, S .
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (06) :974-981
[37]   AVOIDING LINEAR DEPENDENCIES IN LFSR TEST PATTERN GENERATORS [J].
KAGARIS, D ;
TRAGOUDAS, S .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02) :229-241
[38]   Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding [J].
Xiang, Dong ;
Wen, Xiaoqing ;
Wang, Laung-Terng .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) :942-953
[39]   Test Vector Optimization Using Pocofan-Poframe Partitioning [J].
PattunnaRajam, P. ;
Korah, Reeba ;
Kalavathy, G. Maria .
CMC-COMPUTERS MATERIALS & CONTINUA, 2018, 54 (03) :251-268
[40]   Packet-based input test data compression techniques [J].
Volkerink, EH ;
Khoche, A ;
Mitra, S .
INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, :154-163