Bounds on pseudoexhaustive test lengths

被引:2
作者
Srinivasan, R [1 ]
Gupta, SK
Breuer, MA
机构
[1] AT&T Bell Labs, Engn Res Ctr, Lucent Technol, Princeton, NJ 08542 USA
[2] Univ So Calif, Dept Elect Engn Syst, Los Angeles, CA 90089 USA
关键词
LFSR; pseudoexhaustive testing; test length bound;
D O I
10.1109/92.711313
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Pseudoexhaustive testing involves applying all possible input patterns to the individual output cones of a combinational circuit. Based on our new algebraic results, we have derived both generic (cone-independent) and circuit-specific (cone-dependent) bounds on the minimal length of a test required so that each cone in a circuit is exhaustively tested. For any circuit with five or fewer outputs, and where each output has k or fewer inputs, we show that the circuit can always be pseudoexhaustively tested with just 2(k) patterns. We derive a tight upper bound on pseudoexhaustive test length for a given circuit by utilizing the knowledge of the structure of the circuit output cones. Since our circuit-specific bound is sensitive to the ordering of the circuit inputs, we show how the bound can be improved by permuting these inputs.
引用
收藏
页码:420 / 431
页数:12
相关论文
共 50 条
  • [21] Nonlinear Binary Codes and Their Utilization for Test
    Novak, Ondreg
    2018 IEEE 21ST INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2018, : 15 - 20
  • [22] Scan latch design for delay test
    Savir, J
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 446 - 453
  • [23] A Built-in Test Pattern Generator
    闵应骅
    韩智德
    Journal of Computer Science and Technology, 1986, (04) : 62 - 74
  • [24] Low power Test Pattern Generator for BIST
    Puczko, Miroslaw
    2015 SELECTED PROBLEMS OF ELECTRICAL ENGINEERING AND ELECTRONICS (WZEE), 2015,
  • [25] Low Power Efficient Built in Self Test
    Muthammal, R.
    Joseph, K. O.
    2011 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONIC SYSTEMS (COMCAS 2011), 2011,
  • [26] Low Power Compression of Incompatible Test Cubes
    Czysz, D.
    Mrugalski, G.
    Mukherjee, N.
    Rajski, J.
    Szczerbicki, P.
    Tyszer, J.
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [27] Test Power Optimization Using Clock Gating
    Madhushree, K.
    Rajan, Niju
    2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 12 - 16
  • [28] A study on signature analyzer for design for test (DFT)
    bin A'ain, A
    Lim, CT
    Ng
    Hong, K
    Kwang, S
    Yew, LE
    2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : 138 - 142
  • [29] Embedded Test for Highly Accurate Defect Localization
    Mumtaz, Abdullah
    Imhof, Michael E.
    Holst, Stefan
    Wunderlich, Hans-Joachim
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 213 - 218
  • [30] Test Power Optimization Using Clock Gating
    Madhushree, K.
    Rajan, Niju
    2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 1079 - 1083