Exploring Pipe Implementations using an OpenCL Framework for FPGAs

被引:0
|
作者
Mirian, Vincent [1 ]
Chow, Paul [1 ]
机构
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 1A1, Canada
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In the last decade, OpenCL has sparked the interest of the computing world as it is a language based on an open standard that can run on many different heterogeneous platforms. This standard is continuously evolving to adapt to various use cases of different platforms. For example, with requests from the FPGA community, the pipe construct was added to the standard to facilitate the implementation of streaming applications. The versatility of the pipe construct allows several different usage modes. In this paper, we explore various implementations of pipes to evaluate the pipe construct. Our results show that for the FIFO mode, an implementation using an off-the-shelf component is favourable due to its performance and resource usage. However for the remaining modes, our proposed pipe implementation performs significantly better than other implementations at a resource utilization cost that is insignificant when compared to the abundance of resources in modern FPGAs.
引用
收藏
页码:112 / 119
页数:8
相关论文
共 50 条
  • [1] Exploring the Efficiency of OpenCL Pipe for Hiding Memory Latency on Cloud FPGAs
    Purkayastha, Arnab A.
    Raghavendran, Sai
    Thiagarajan, Jhanani
    Tabkhi, Hamed
    2019 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2019,
  • [2] Comprehensive Evaluation of OpenCL-Based CNN Implementations for FPGAs
    Tapiador-Morales, Ricardo
    Rios-Navarro, Antonio
    Linares-Barranco, Alejandro
    Kim, Minkyu
    Kadetotad, Deepak
    Seo, Jae-sun
    ADVANCES IN COMPUTATIONAL INTELLIGENCE, IWANN 2017, PT II, 2017, 10306 : 271 - 282
  • [3] A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model
    Wang, Shuo
    Liang, Yun
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [4] UT-OCL: An OpenCL Framework for Embedded Systems Using Xilinx FPGAs
    Mirian, Vincent
    Chow, Paul
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [5] Melia: A MapReduce Framework on OpenCL-Based FPGAs
    Wang, Zeke
    Zhang, Shuhao
    He, Bingsheng
    Zhang, Wei
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (12) : 3547 - 3560
  • [6] A Performance Analysis Framework for Optimizing OpenCL Applications on FPGAs
    Wang, Zeke
    He, Bingsheng
    Zhang, Wei
    Jiang, Shunning
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 114 - 125
  • [7] An OpenCL Framework for Distributed Apps on a Multidimensional Network of FPGAs
    Lawande, Abhijeet
    George, Alan D.
    Lam, Herman
    PROCEEDINGS OF 2016 6TH WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURE AND ALGORITHMS (IA3), 2016, : 42 - 49
  • [8] Exploring the Scalability of OpenCL Coarse Grained Parallelism on Cloud FPGAs
    Thiagarajan, Jhanani
    Purkayastha, Arnab A.
    Patil, Atul
    Tabkhi, Hamed
    2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 213 - 218
  • [9] Resource Elastic Virtualization for FPGAs using OpenCL
    Vaishnav, Anuj
    Khoa Dang Pham
    Koch, Dirk
    Garside, James
    2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, : 111 - 118
  • [10] SOFF: An OpenCL High-Level Synthesis Framework for FPGAs
    Jo, Gangwon
    Kim, Heehoon
    Lee, Jeesoo
    Lee, Jaejin
    2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 295 - 308