Thermal Compression Bonding of 30μm Pitch Cu Pillar Microbump on Organic Substrate with Bare Cu Bondpad

被引:8
作者
Au, K. Y. [1 ]
Che, F. X. [1 ]
Lin, Jong-Kai [1 ]
Hsiao, Hsiang-Yao [1 ]
Zhang, Xiaowu [1 ]
Lim, Sharon [1 ]
Aw, Jie Li [1 ]
Chow, Alvin [2 ]
机构
[1] ASTAR, Inst Microelect, 2,Fusionpolis Way,08-02,Innovis Tower, Singapore 138634, Singapore
[2] United Test & Assembly Ctr Ltd, 5 Serangoon North Ave 5, Singapore 554916, Singapore
来源
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2016年
关键词
CHIP;
D O I
10.1109/ECTC.2016.127
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports on the development of packaging technology for the assembly of 30 mu m pitch micro Cu pillar bump (15 mu m diameter) on organic FCCSP substrate having bare Cu bondpad without NiAu or OSP surface protection. The assembly was performed by thermal compression bonding (TCB) with non-conductive paste (NCP). Finite element modeling and simulation were carried out to understand the Cu pillar structure impact on the TC reliability. The Cu pillar microbump reliability was assessed by thermal cycling (TC) and electromigration (EM) tests. It was found that by the combination of limiting substrate's thermal exposure, shortening the TCB bonding time, and use snap cure NCP can help minimizing the offset between Cu pillar and substrate bondpad during assembly. The presence of larger solder volume reduces the filler particle entrapment severity, crack initiation and propagation thus prolonging the fatigue life of interconnect joints. Given sufficient solder cap volume (16 mu m height), the 15 mu m diameter, 30 mu m pitch Cu pillar interconnect has passed MSL3+3x260 degrees C reflow, high temperature storage at 150 degrees C for 1000hours and 1,000x thermal cycle test at 55 degrees C/+125 degrees C extreme temperatures.
引用
收藏
页码:936 / 942
页数:7
相关论文
共 9 条
  • [1] Au K. Y., 2015, P 16 EL PACK TECHN C, P575
  • [2] Fatigue Reliability Analysis of Sn-Ag-Cu Solder Joints Subject to Thermal Cycling
    Che, F. X.
    Pang, John H. L.
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (01) : 36 - 49
  • [3] Stress Analysis and Design Optimization for Low-k Chip With Cu Pillar Interconnection
    Che, Fa Xing
    Lin, Jong-Kai
    Au, Keng Yuen
    Hsiao, Hsiang-Yao
    Zhang, Xiaowu
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (09): : 1273 - 1283
  • [4] Cho JK, 2015, ELEC COMP C, P12, DOI 10.1109/ECTC.2015.7159564
  • [5] Study of Interconnection Process for Fine Pitch Flip Chip
    Lee, Minjae
    Yoo, Min
    Cho, Jihee
    Lee, Seungki
    Kim, Jaedong
    Lee, Choonheung
    Kang, Daebyoung
    Zwenger, Curtis
    Lanzone, Robert
    [J]. 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 720 - +
  • [6] Li Ming, 2015, P 65 EL COMP TECHN C, P603
  • [7] Rao Fernando, 2015, P 65 EL COMP TECHN C, P470
  • [8] Fatigue life models for SnAgCu and SnPb solder joints evaluated by experiments and simulation
    Schubert, A
    Dudek, R
    Auerswald, E
    Gollhardt, A
    Michel, B
    Reichl, H
    [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 603 - 610
  • [9] Tsai MK, 2015, ELEC COMP C, P465, DOI 10.1109/ECTC.2015.7159632