共 9 条
- [1] Au K. Y., 2015, P 16 EL PACK TECHN C, P575
- [3] Stress Analysis and Design Optimization for Low-k Chip With Cu Pillar Interconnection [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (09): : 1273 - 1283
- [4] Cho JK, 2015, ELEC COMP C, P12, DOI 10.1109/ECTC.2015.7159564
- [5] Study of Interconnection Process for Fine Pitch Flip Chip [J]. 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 720 - +
- [6] Li Ming, 2015, P 65 EL COMP TECHN C, P603
- [7] Rao Fernando, 2015, P 65 EL COMP TECHN C, P470
- [8] Fatigue life models for SnAgCu and SnPb solder joints evaluated by experiments and simulation [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 603 - 610
- [9] Tsai MK, 2015, ELEC COMP C, P465, DOI 10.1109/ECTC.2015.7159632