Jitter in deep submicron CMOS single-ended ring oscillators

被引：4

作者：

Liu, CX ^{[1
]}

McNeill, JA ^{[1
]}

机构：

[1] Worcester Polytech Inst, Dept Elect & Comp Engn, Worcester, MA 01609 USA

来源：

2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/ICASIC.2003.1277310

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A 1/f(3) phase noise corner frequency of approximately 1 MHz has been observed in phase noise measurements of single-ended ring oscillators in a 0.18mum CMOS process. Consequently. increased loop bandwidth is necessary for PLLs in a deep submicron CMOS process to minimize jitter contributed by the VCO. As a guide to design. the time domain figure-of-merit kappa is measured as a function of channel width. length. and inverter stage delay.

引用

页码：715 / 718

页数：4

共 7 条

[1] Jitter and phase noise in ring oscillators [J].

Hajimiri, A ;

Limotyrakis, S ;

Lee, TH .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (06) :790-804

[2] A general theory of phase noise in electrical oscillators [J].

Hajimiri, A ;

Lee, TH .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (02) :179-194

[3]

MCNEILL J, 1993, CSA803 USERS GUIDE

[4]

MCNEILL J, 2002, WAVEMASTER OPERATORS

[5] Jitter in ring oscillators [J].

McNeill, JA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (06) :870-879

[6] A simple method for relating time- and frequency-domain measures of oscillator performance [J].

McNeill, JA .

2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, :7-12

[7] Single-ended to differential converter for multiple-stage single-ended ring oscillators [J].

Toh, YP ;

McNeill, JA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (01) :141-145

← 1 →