Dynamic interconnection of reconfigurable modules on reconfigurable devices

被引：42

作者：

Bobda, C ^{[1
]}

Ahmadinia, A ^{[1
]}

机构：

[1] Univ Erlangen Nurnberg, Dept Comp Sci, D-91058 Erlangen, Germany

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2005年 / 22卷 / 05期

关键词：

D O I：

10.1109/MDT.2005.109

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An important issue in reconfigurable computing is to provide communication between dynamically connected modules. This article describes routing algorithms for two architectures and analyzes the feasibility of these solutions for real- life applications.

引用

页码：443 / 451

页数：9

共 10 条

[1]

Ahmadinia A., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium

[2]

[Anonymous], P IEEE NORCHIP C

[3] PACT XPP -: A self-reconfigurable data processing architecture [J].

Baumgarte, V ;

Ehlers, G ;

May, F ;

Nückel, A ;

Vorbach, M ;

Weinhardt, M .

JOURNAL OF SUPERCOMPUTING, 2003, 26 (02) :167-184

[4] Networks on chips: A new SoC paradigm [J].

Benini, L ;

De Micheli, G .

COMPUTER, 2002, 35 (01) :70-+

[5]

Bobda C, 2004, LECT NOTES COMPUT SC, V3203, P1032

[6]

GUCCIONE SA, 1999, P 2 ANN MIL AER APPL

[7]

LI H, 1991, RECONFIGURABLE MASSI

[8]

Marescaux T, 2003, LECT NOTES COMPUT SC, V2778, P595

[9] Online scheduling and placement of real-time tasks to partially reconfigurable devices [J].

Steiger, C ;

Walder, H ;

Platzner, M ;

Thiele, L .

RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, :224-235

[10]

Vaidyanathan R, 2004, S COMP SCI

← 1 →