A DPLL-Centric Bluetooth Low-Energy Transceiver With a 2.3-mW Interference-Tolerant Hybrid-Loop Receiver in 65-nm CMOS

被引:38
作者
Liu, Hanli [1 ]
Sun, Zheng [1 ]
Tang, Dexian [1 ]
Huang, Hongye [1 ]
Kaneko, Tohru [1 ]
Chen, Zhijie [2 ]
Deng, Wei [3 ]
Wu, Rui [4 ]
Okada, Kenichi [1 ]
机构
[1] Tokyo Inst Technol, Dept Phys Elect, Tokyo 1528552, Japan
[2] Beijing Univ Technol, Fac Informat, Beijing 100124, Peoples R China
[3] Apple Inc, Cupertino, CA 95014 USA
[4] Chinese Acad Sci, Inst Elect, Beijing 100190, Peoples R China
关键词
ADPLL; analog-to-digital converter (ADC); blocker; Bluetooth low energy (BLE); delta sigma; digital-to-time converter (DTC); direct frequency-modulation; direct frequency-modulation (DFM); digital phase-locked loop (DPLL); fractional-N; Gaussian frequency-shift keying (GFSK); hybrid loop; IIP2; IIP3; interference; low-noise amplifier (LNA); PLL; sensitivity; single-point modulation; time-to-digital converter (TDC); transceiver (TRX); ultra-low power (ULP); FREQUENCY-SYNTHESIZER; CONVERTER; SPUR;
D O I
10.1109/JSSC.2018.2878822
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a Bluetooth low-energy (BLE) transceiver (TRX) achieving ultra-low-power operation for Internet-of-Things (IoT) applications. The proposed TRX utilizes a wide-bandwidth low-power fractional-N digital phase-locked loop (DPLL) as a central component to perform multiple roles: a direct frequency modulator for the transmitter (TX), an analogto-digital converter (ADC) for the receiver (RX), a local oscillator for RX, and a frequency and phase synchronizer for the RX. The DPLL-based single-path downconversion method is adapted to halve the analog baseband circuit to further reduce the power consumption while maintaining a high interference rejection. A DPLL-based ADC with a digital-to-analog converter feedback greatly improves the ADC dynamic range, which improves the RX sensitivity and interference tolerance. By maximally reducing the required radio frequency and analog front-end components in RX, an RX power consumption of 2.3 mW is achieved with a -94 dBm sensitivity. The RX also satisfied all interference requirements with a certain margin. A 5.0-mW TX is achieved when delivering an output power of 0 dBm with a frequency-shift keying error of only 1.89%.
引用
收藏
页码:3672 / 3687
页数:16
相关论文
共 35 条
[1]  
Akhtar Siraj, 2009, Proceedings 2009 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2009), P513, DOI 10.1109/RFIC.2009.5135592
[2]  
[Anonymous], 2006, ALL DIGITAL FREQUENC
[3]  
Chen FH, 2009, APMC: 2009 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, P1124, DOI 10.1109/APMC.2009.5384394
[4]  
Chillara VK, 2014, ISSCC DIG TECH PAP I, V57, P172, DOI 10.1109/ISSCC.2014.6757387
[5]  
Darabi H., 2015, RADIO FREQUENCY INTE
[6]  
Ding M, 2018, ISSCC DIG TECH PAP I, P446, DOI 10.1109/ISSCC.2018.8310376
[7]   A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC [J].
Elkholy, Ahmed ;
Anand, Tejasvi ;
Choi, Woo-Seok ;
Elshazly, Amr ;
Hanumolu, Pavan Kumar .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (04) :867-881
[8]   CHARGE-PUMP PHASE-LOCK LOOPS [J].
GARDNER, FM .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1980, 28 (11) :1849-1858
[9]   A BPSK QPSK TIMING-ERROR DETECTOR FOR SAMPLED RECEIVERS [J].
GARDNER, FM .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1986, 34 (05) :423-429
[10]  
He Y, 2017, ISSCC DIG TECH PAP I, P420, DOI 10.1109/ISSCC.2017.7870440