共 10 条
- [1] Characteristics and applications of a 0.6 mu m bipolar-CMOS-DMOS technology combining VLSI non-volatile memories [J]. IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 465 - 468
- [2] HORIE H, 1991, 1991 INT C SOL STAT, P165
- [3] A novel high-speed quasi-SOI power MOSFET with suppressed parasitic bipolar effect fabricated by reversed silicon wafer direct bonding [J]. IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 949 - 951
- [5] Nakagawa A., 1988, PESC '88 Record. 19th Annual IEEE Power Electronics Specialists Conference (Cat. No.88CH2523-9), P1325, DOI 10.1109/PESC.1988.18278
- [6] Nakamura S, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P889, DOI 10.1109/IEDM.1995.499359
- [8] Omura Y., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P675, DOI 10.1109/IEDM.1991.235332
- [10] *TECHN MOD ASS, 1992, TMA MEDICI 2 DIM DEV