A resistorless voltage reference source for 90 nm CMOS technology with low sensitivity to process and temperature variations

被引:0
作者
Borejko, Tomasz [1 ]
Pleskacz, Witold A. [1 ]
机构
[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00662 Warsaw, Poland
来源
2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS | 2008年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new compact low power voltage reference source for wireless and embedded applications is described. The reference voltage source has been designed in a mixed-signal UMC 90 nm CMOS process using subthreshold characteristics for generating a constant voltage of 423 mV at supply voltages front 1.1 V to 3.3 V with total current consumption 270 nA. The proposed circuit occupies 0.001 mm(2) chip area and achieves less than 110 ppm/degrees C for all process corners and temperature variation from -40 degrees C to 125 degrees C. The power supply rejection ratio without any filtering capacitor at 100 Hz and 10 MHz is lower than -50 dB and -30 dB, respectively. The equivalent output voltage noise in the bandwidth from I Hz to 10 MHz reaches 218 mu V-RMS.
引用
收藏
页码:38 / 43
页数:6
相关论文
共 17 条
  • [1] [Anonymous], 2003, BSIM4 3 0 MOSFET MOD
  • [2] A CMOS bandgap reference circuit with sub-1-V operation
    Banba, H
    Shiga, H
    Umezawa, A
    Miyaba, T
    Tanzawa, T
    Atsumi, S
    Sakui, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) : 670 - 674
  • [3] NEW NMOS TEMPERATURE-STABLE VOLTAGE REFERENCE
    BLAUSCHILD, RA
    MULLER, RS
    MEYER, RG
    TUCCI, PA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (06) : 767 - 774
  • [4] di Naro G., 2006, Proc. ICICDT, P1
  • [5] AN ANALYTICAL MOS-TRANSISTOR MODEL VALID IN ALL REGIONS OF OPERATION AND DEDICATED TO LOW-VOLTAGE AND LOW-CURRENT APPLICATIONS
    ENZ, CC
    KRUMMENACHER, F
    VITTOZ, EA
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1995, 8 (01) : 83 - 114
  • [6] A CMOS voltage reference based on weighted ΔVGS for CMOS low-dropout linear regulators
    Leung, KN
    Mok, PKT
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (01) : 146 - 150
  • [7] Leung KN, 2002, IEEE J SOLID-ST CIRC, V37, P526, DOI 10.1109/4.991391
  • [8] Lin H., 2006, IEEE INT C INT CIRC, P1
  • [9] MACHADO GA, 1995, IEEE ISCAS SEATTL WA, V3, P1588
  • [10] MOS VOLTAGE REFERENCE BASED ON POLYSILICON GATE WORK FUNCTION DIFFERENCE
    OGUEY, HJ
    GERBER, B
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (03) : 264 - 269