Impact of long-period line-edge roughness (LER) on accuracy in critical dimension (CD) measurement and new guideline for CD metrology

被引:29
作者
Yamaguchi, A [1 ]
Fukuda, H
Kawada, H
Iizumi, T
机构
[1] Hitachi Ltd, Cent Res Lab, Kokubunji, Tokyo 1858601, Japan
[2] Hitachi High Technol Corp, Hitachinaka, Ibaraki 3128504, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2005年 / 44卷 / 7B期
关键词
critical dimension; line-edge roughness; linewidth roughness; CD-SEM; CD variation; repeatability;
D O I
10.1143/JJAP.44.5575
中图分类号
O59 [应用物理学];
学科分类号
摘要
The influence of long-period line-edge roughness (LER) on measured critical dimension (CD) is identified, and a guideline is proposed for CD measurement which is free from LER impact. The width of a line pattern measured by critical dimension scanning electron microscope (CD-SEM) is a local CD, which deviates from the averaged CD due to long-period LER. This LER impact on the CD measurement is investigated in two typical measurements of CD-SEM, namely, the evaluation of across-wafer CD variation and the dynamic repeatability of the equipment. It is shown that both results strongly depend upon the height of the inspection area along the pattern edge (L) due to long-period LER. To obtain an accurate CD, this LER impact on variation in measured CD should be reduced sufficiently. It is found that a large L can reduce LER impact, and a 2-mu m-high inspection area is recommended for CD-measurement. Furthermore, the validity and limitation of the "patchwork method", in which plural inspection areas are connected to obtain one large area, are examined.
引用
收藏
页码:5575 / 5580
页数:6
相关论文
共 11 条
  • [1] Measurement precision of CD-SEM for 65nm technology node
    Abe, H
    Motoki, H
    Ikeda, T
    Yamazaki, Y
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 929 - 939
  • [2] Croon JA, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P307, DOI 10.1109/IEDM.2002.1175840
  • [3] An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling
    Díaz, CH
    Tao, HJ
    Ku, YC
    Yen, A
    Young, K
    [J]. IEEE ELECTRON DEVICE LETTERS, 2001, 22 (06) : 287 - 289
  • [4] Lee JY, 2004, PROC SPIE, V5376, P426, DOI 10.1117/12.534926
  • [5] Linton T, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P303, DOI 10.1109/IEDM.2002.1175839
  • [6] Modeling line edge roughness effects in sub 100 nanometer gate length devices
    Oldiges, P
    Lin, QH
    Petrillo, K
    Sanchez, M
    Ieong, M
    Hargrove, M
    [J]. 2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, : 131 - 134
  • [7] Is gate line edge roughness a first-order issue in affecting the performance of deep sub-micro bulk MOSFET devices?
    Xiong, SY
    Bokor, J
    Xiang, Q
    Fisher, P
    Dudley, I
    Rao, P
    Wang, HH
    En, B
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2004, 17 (03) : 357 - 361
  • [8] Study of gate line edge roughness effects in 50 nm bulk MOSFET devices
    Xiong, SY
    Bokor, J
    Xiang, Q
    Fisher, P
    Dudley, I
    Rao, P
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVI, PTS 1 & 2, 2002, 4689 : 733 - 741
  • [9] Metrology of LER: influence of line-edge roughness (LER) on transistor performance
    Yamaguchi, A
    Ichinose, K
    Shimamoto, S
    Fukuda, H
    Tsuchiya, R
    Ohnishi, K
    Kawada, H
    Iizumi, T
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 468 - 476
  • [10] Characterization of line-edge roughness in resist patterns and estimation of its effect on device performance
    Yamaguchi, A
    Tsuchiya, R
    Fukuda, H
    Komuro, O
    Kawada, H
    Iizumi, T
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 689 - 698