共 11 条
- [1] Measurement precision of CD-SEM for 65nm technology node [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 929 - 939
- [2] Croon JA, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P307, DOI 10.1109/IEDM.2002.1175840
- [4] Lee JY, 2004, PROC SPIE, V5376, P426, DOI 10.1117/12.534926
- [5] Linton T, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P303, DOI 10.1109/IEDM.2002.1175839
- [6] Modeling line edge roughness effects in sub 100 nanometer gate length devices [J]. 2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, : 131 - 134
- [8] Study of gate line edge roughness effects in 50 nm bulk MOSFET devices [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVI, PTS 1 & 2, 2002, 4689 : 733 - 741
- [9] Metrology of LER: influence of line-edge roughness (LER) on transistor performance [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 468 - 476
- [10] Characterization of line-edge roughness in resist patterns and estimation of its effect on device performance [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 689 - 698