共 11 条
[1]
Banerjee D., 2003, PLL PERFORMANCE SIMU, V3rd
[2]
Design of low-phase-noise CMOS ring oscillators
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
2002, 49 (05)
:328-338
[3]
DALT ND, 2001, 2001 P 27 EUR SOL ST, P510
[6]
LIU SI, 2005, IEEE J SOLID-ST CIRC, V40, P548
[7]
RETRACTED: A 2-5GHz low jitter 0.13μm CMOS PLL using a dynamic current matching charge-pump and a noise attenuating loop-filter (Retracted Article)
[J].
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
2004,
:147-+
[8]
S. I. G, 2001, BLUET SPEC VERS 1 1