A 4.9-GHz low power, low jitter, LC phase locked loop

被引：4

作者：

Liu, T. ^{[1
]}

机构：

[1] So Methodist Univ, Dallas, TX 75275 USA

来源：

JOURNAL OF INSTRUMENTATION | 2010年 / 5卷

关键词：

VLSI circuits; Analogue electronic circuits; Front-end electronics for detector readout;

D O I：

10.1088/1748-0221/5/12/C12045

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

This paper presents a low power, low jitter LC phase locked loop (PLL) which has been designed and fabricated in a commercial 0.25-mu m m Silicon-on-Sapphire CMOS technology. Random jitter and deterministic jitter of the PLL are 1.3 ps and 7.5 ps, respectively. The measured tuning range, from 4.6 to 5.0 GHz, is narrower than the expected one, from 3.8 to 5.0 GHz. The narrow tuning range issue has been investigated and traced to the first stage of the divider chain. The power consumption at the central frequency is 111 mW.

引用

页数：9

共 50 条

[1] A low jitter and low-power phase-locked loop design
Chen, KH
Liao, HS
Tzou, LJ
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 257 - 260
[2] Low Jitter Hybrid Phase Locked Loop
Raj, R. Prithivi
Balaji, S.
Srinivasan, K. S.
Senthilnathan, S.
2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT), 2012, : 458 - 461
[3] Design of a low jitter phase locked loop
Microelectronic Center, Harbin Institute of Technology, Harbin 150001, China
Guti Dianzixue Yanjiu Yu Jinzhan, 2008, 4 (564-568):
[4] Low Power Low Jitter Phase Locked Loop for High Speed Clock Generation
Singh, Gauri Shankar
Singh, Devesh
Moorthi, S.
2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 192 - 196
[5] A study of low jitter Phase Locked Loop for SPDIF
Kim, JiHoon
Moon, Yong
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 184 - 185
[6] A high precision all-digital phase-locked loop with low power and low jitter
Chow, Hwang-Cherng
Su, Chung-Hsin
PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 47 - +
[7] A wide range delay locked loop for low power and low jitter applications
Estebsari, Motahhareh
Gholami, Mohammad
Ghahramanpour, Mohammad Javad
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (03) : 401 - 414
[8] Design of a Low Jitter Phase Locked Loop for Array TDC
Wu J.
Sun Y.-W.
Peng J.
Zheng L.-X.
Luo M.-C.
Sun W.-F.
Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2020, 48 (09): : 1703 - 1710
[9] A low spur,low jitter 10-GHz phase-locked loop in 0.13-μm CMOS technology
梅年松
孙瑜
陆波
潘姚华
黄煜梅
洪志良
半导体学报, 2011, 32 (03) : 100 - 104
[10] Low-jitter fast-locked 10.9−12.0 GHz charge-pump phase-locked loop
Zhan, Yongzheng
Li, Rengang
Li, Tuo
Zou, Xiaofeng
Zhou, Yulong
Hu, Qingsheng
Li, Lianming
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2024, 58 (11): : 2290 - 2298

← 1 2 3 4 5 →