Modeling the enhancement of nanoscale MOSFETs by embedding carbon nanotubes in the channel

被引：0
|
作者：
Akturk, A [1 ]
Pennington, G [1 ]
Goldsman, N [1 ]
机构：
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
来源：
2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
O69 [应用化学];
学科分类号：
081704 ;
摘要：
We report on predicting the improvement in conventional nanoscale MOSFET performance that is obtained when Carbon Nanotubes (CNTs) are placed in the device channel. We developed a CNT-MOSFET simulator, using Monte Carlo methods and a quantum drift-diffusion model. The simulation results indicate that performance is enhanced for MOSFETs with zigzag CNTs of diameters which are approximately 8Angstrom.
引用
收藏
页码：24 / 27
页数：4
相关论文
共 50 条
  • [1] Long Channel Carbon Nanotube as an Alternative to Nanoscale Silicon Channels in Scaled MOSFETs
    Tan, Michael Loong Peng
    JOURNAL OF NANOMATERIALS, 2013, 2013
  • [2] ANALYSIS OF SHORT CHANNEL EFFECTS IN NANOSCALE MOSFETS
    Joshi, Garima
    Choudhary, Amit
    INTERNATIONAL JOURNAL OF NANOSCIENCE, 2011, 10 (1-2) : 275 - 278
  • [3] Spectral analysis of channel noise in nanoscale MOSFETS
    Casinovi, G
    NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 5 - 8
  • [4] Separation of channel backscattering coefficients in nanoscale MOSFETs
    Chen, MJ
    Huang, HT
    Chou, YC
    Chen, RT
    Tseng, YT
    Chen, PN
    Diaz, CH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) : 1409 - 1415
  • [5] The Effect of Short Channel on Nanoscale SOI MOSFETs
    Rechem, D.
    Latreche, S.
    AFRICAN REVIEW OF PHYSICS, 2008, 2 : 80 - 81
  • [6] Modeling slip and flow enhancement of water in carbon nanotubes
    Sridhar Kumar Kannam
    Peter J. Daivis
    B. D. Todd
    MRS Bulletin, 2017, 42 : 283 - 288
  • [7] Modeling slip and flow enhancement of water in carbon nanotubes
    Kannam, Sridhar Kumar
    Daivis, Peter J.
    Todd, B. D.
    MRS BULLETIN, 2017, 42 (04) : 283 - 288
  • [8] Compact modeling of nanoscale MOSFETs in the ballistic limit
    Jiménez, D
    Sáenz, JJ
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 187 - 190
  • [9] Correlation noise measurements and modeling of nanoscale MOSFETs
    Lee, J
    Bosman, G
    ADVANCED EXPERIMENTAL METHODS FOR NOISE RESEARCH IN NANOSCALE ELECTRONIC DEVICES, 2004, 151 : 153 - 160
  • [10] Modeling for reduced gate capacitance of nanoscale MOSFETs
    Dai Yue-Hua
    Chen Jun-Ning
    Ke Dao-Ming
    Xu Chao
    Sun Jia-E
    SOLID-STATE ELECTRONICS, 2006, 50 (7-8) : 1472 - 1474
12345