An Efficient Parallel Successive Cancellation List Polar Decoder based on GPUs

被引:0
作者
Zhou, Xin [1 ]
Li, Rongchun [1 ]
Li, Shijie [1 ]
Liu, Yuntao [1 ]
Dou, Yong [1 ]
机构
[1] Natl Univ Def Technol, Natl Key Lab Parallel & Distribut Proc, Changsha, Peoples R China
来源
2019 IEEE INTL CONF ON PARALLEL & DISTRIBUTED PROCESSING WITH APPLICATIONS, BIG DATA & CLOUD COMPUTING, SUSTAINABLE COMPUTING & COMMUNICATIONS, SOCIAL COMPUTING & NETWORKING (ISPA/BDCLOUD/SOCIALCOM/SUSTAINCOM 2019) | 2019年
基金
中国国家自然科学基金;
关键词
Polar Codes; SCL decoder; GPU; soft defined radio; ALGORITHM;
D O I
10.1109/ISPA-BDCloud-SustainCom-SocialCom48970.2019.00198
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Polar codes are a class of codes that can achieve the symmetric capacity. They are adopted to be control code for the enhanced mobile broadband (eMBB) for the fifth generation(5G) standard. Although Polar codes can be efficiently decoded by successive cancellation algorithm with complexity O(NlogN), decoding performance of this algorithm is not good enough for short codewords. The successive cancellation list(SCL) decoder is recently investigated in most studies. It has better frame error rate(FER) performance but poor latency and throughput. In this study, a parallel SCL decoder based on the graphic processing unit(GPU) is designed to reduce the latency and improve the decoding throughput. An efficient approach for sharing the intermediate values among different decoding paths is introduced. This method reduces the computing complexity and decoding latency. The implementation of parallel non-recursive decoding algorithm also increases the throughput significantly. For the typical case of code length N = 1024 and list size L = 4 with code rate R = 0.5, the parallel decoder based on GPU achieves throughput of 49 Mbps on Nvidia GTX 980 and 79 Mbps on Nvidia Titan X. The throughputs are 240 and 392 times higher than the decoder based on the CPU.
引用
收藏
页码:1378 / 1385
页数:8
相关论文
共 22 条
  • [11] Hardware Implementation of Successive-Cancellation Decoders for Polar Codes
    Leroux, Camille
    Raymond, Alexandre J.
    Sarkis, Gabi
    Tal, Ido
    Vardy, Alexander
    Gross, Warren J.
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 69 (03): : 305 - 315
  • [12] Efficient graphics processing unit based layered decoders for quasicyclic low-density parity-check codes
    Li, Rongchun
    Dou, Yong
    Zou, Dan
    Wang, Shi
    Zhang, Ying
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2015, 27 (01) : 29 - 46
  • [13] Efficient parallel implementation of three-point viterbi decoding algorithm on CPU, GPU, and FPGA
    Li, Rongchun
    Dou, Yong
    Zou, Dan
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2014, 26 (03) : 821 - 840
  • [14] Li Y., 2017, IEEE INT C COMP COMM IEEE INT C COMP COMM
  • [15] Throughput-Optimized FPGA Accelerator for Deep Convolutional Neural Networks
    Liu, Zhiqiang
    Dou, Yong
    Jiang, Jingfei
    Xu, Jinwei
    Li, Shijie
    Zhou, Yongmei
    Xu, Yingnan
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2017, 10 (03)
  • [16] Optimizing OpenCL Implementation of Deep Convolutional Neural Network on FPGA
    Qiao, Yuran
    Shen, Junzhong
    Huang, Dafei
    Yang, Qianming
    Wen, Mei
    Zhang, Chunyuan
    [J]. NETWORK AND PARALLEL COMPUTING (NPC 2017), 2017, 10578 : 100 - 111
  • [17] Fast List Decoders for Polar Codes
    Sarkis, Gabi
    Giard, Pascal
    Vardy, Alexander
    Thibeault, Claude
    Gross, Warren J.
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2016, 34 (02) : 318 - 328
  • [18] Sarkis G, 2014, IEEE WRK SIG PRO SYS, P215
  • [19] Fast Polar Decoders: Algorithm and Implementation
    Sarkis, Gabi
    Giard, Pascal
    Vardy, Alexander
    Thibeault, Claude
    Gross, Warren J.
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2014, 32 (05) : 946 - 957
  • [20] List Decoding of Polar Codes
    Tal, Ido
    Vardy, Alexander
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2015, 61 (05) : 2213 - 2226