A Real Time EDAC System for Applications Onboard Earth Observation Small Satellites

被引：45

作者：

Bentoutou, Y. ^{[1
]}

机构：

[1] CTS, Arzew 31200, Algeria

来源：

IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS | 2012年 / 48卷 / 01期

关键词：

ORBIT;

D O I：

10.1109/TAES.2012.6129661

中图分类号：

V [航空、航天];

学科分类号：

08 ; 0825 ;

摘要：

Onboard error detection and correction (EDAC) devices aim to secure data transmitted between the central processing unit (CPU) of a satellite onboard computer (OBC) and its local memory. A follow-up is presented here of some low-complexity EDAC techniques for application in random access memories (RAMs) onboard the Algerian microsatellite Alsat-1. The application of a double-bit EDAC method is described and implemented in field programmable gate array (FPGA) technology. The performance of the implemented EDAC method is measured and compared with three different EDAC strategies, using the same FPGA technology. A statistical analysis of single-event upset (SEU) and multiple-bit upset (MBU) activity in commercial memories onboard Alsat-1 is given. A new architecture of an onboard EDAC device for future Earth observation small satellite missions in low Earth orbits (LEO) is described.

引用

页码：648 / 657

页数：10

共 13 条

[1]

Bekhti M., 2002, P 53 IAC WORLD SPAC, P10

[2] A real time low complexity codec for use in low earth orbit small satellite missions [J].