Effectiveness of Taguchi and ANOVA in design of differential ring oscillator

被引:6
作者
Sharma, Gaurav Kumar [1 ]
Johar, Arun Kishor [1 ]
Kumar, Tangudu Bharat [1 ]
Boolchandani, Dharmendar [1 ]
机构
[1] Malaviya Natl Inst Technol, Jaipur 302017, Rajasthan, India
关键词
Differential ring oscillator; Taguchi; ANOVA; Tuning range; Phase noise; Optimization; WIDE-TUNING-RANGE; PHASE-NOISE; LOW-POWER; OPTIMIZATION; VCO;
D O I
10.1007/s10470-020-01671-4
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, a new circuit of delay cell is proposed to design a wide tuning range differential ring oscillator (DRO). Statistical techniques of Taguchi design of experiments and analysis of variance (ANOVA) are used to optimize the performance parameters of the proposed circuit. Three levels and 3 factors of width (w1, w3 and w4) for various MOSFETs of delay cell, are considered as major performance controlling factors. Taguchi method identifies the significant level of a factor which affects the specific performance parameter. ANOVA analysis is used to find the critical factor for a specified response. This method is also used to find the optimum values of width w1, w3 and w4 for the overall optimum performance of the proposed circuit. Pre and post layout simulations are carried out in GPDK45 nm CMOS technology to justify the statistical results with the simulated ones. Proposed circuit offers wide tuning range of 88.04% (from 1.67 to 13.96 GHz), phase noise of - 91.38 dBc/Hz (at 10 MHz offset), power consumption of 6.93 mW (at Fosc = 11.34 GHz) and total chip area of 610 mu m(2). The proposed DRO find its suitability in high speed communication devices, medical equipment's and navigation systems.
引用
收藏
页码:331 / 341
页数:11
相关论文
共 33 条
[1]  
[Anonymous], 2010, MIN 17 STAT SOFTW
[2]  
[Anonymous], P 12 IEEE INT C SOL
[3]   Design and analysis of differential ring voltage controlled oscillator for wide tuning range and low power applications [J].
Askari, Shirin ;
Saneei, Mohsen .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (02) :204-216
[4]  
Baker R. J., 2019, CMOS: Circuit Design, Layout, and Simulation
[5]   Pareto ANOVA analysis for CMOS 0.18 μm two-stage Op-amp [J].
Chachuli, Siti Amaniah Mohd ;
Fasyar, Puteri Nor Aznie ;
Soin, Norhayati ;
Karim, Nissar Mohammad ;
Yusop, Norbayah .
MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2014, 24 :9-14
[6]   Optimization of WEDM process of pure titanium with multiple performance characteristics using Taguchi's DOE approach and utility concept [J].
Chalisgaonkar R. ;
Kumar J. .
Frontiers of Mechanical Engineering, 2013, 8 (2) :201-214
[7]   Analysis and Design of an Ultra-Low-Power Bluetooth Low-Energy Transmitter With Ring Oscillator-Based ADPLL and 4x Frequency Edge Combiner [J].
Chen, Xing ;
Breiholz, Jacob ;
Yahya, Farah B. ;
Lukas, Christopher J. ;
Kim, Hun-Seok ;
Calhoun, Benton H. ;
Wentzloff, David D. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (05) :1339-1350
[8]  
Corres-Matamoros A, 2017, INT CARIBB CONF DEVI, P65, DOI 10.1109/ICCDCS.2017.7959721
[9]   Tannase production by Bacillus licheniformis KBR6: Optimization of submerged culture conditions by Taguchi DOE methodology [J].
Das Mohapatra, P. K. ;
Maity, C. ;
Rao, R. S. ;
Pati, B. R. ;
Mondal, K. C. .
FOOD RESEARCH INTERNATIONAL, 2009, 42 (04) :430-435
[10]  
Demartinos AC, 2015, 2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS)