An Experimentally-Validated Verilog-A SPAD Model Extracted from TCAD Simulation

被引：0

作者：

Manuel Lopez-Martinez, Juan ^{[1
]}

Vornicu, Ion ^{[1
]}

Carmona-Galan, Ricardo ^{[1
]}

Rodriguez-Vazquez, Angel ^{[1
]}

机构：

[1] Univ Seville, CSIC, Inst Microelect Sevilla, CNM, Seville, Spain

来源：

2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2018年

关键词：

CMOS; Verilog-A; TCAD simulation; single-photon avalanche diode (SPAD); device simulation;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Single-photon avalanche diodes (SPAD) are photodetectors with exceptional characteristics. This paper proposes a new approach to model them in Verilog-A HDL with the help of a powerful tool: TCAD simulation. Besides, to the best of our knowledge, this is first model to incorporate a trap-assisted tunneling mechanism, a cross-section temperature dependence of the traps, and the self-heating effect. Comparison with experimental data establishes the validity of the model.

引用

页码：137 / 140

页数：4

共 50 条

[31] Computational Simulations of the NTAIL-XD Complex from the Nipah Virus for Constructing Experimentally-Validated Structural Ensemble
Fu, ChuHui
Londergan, Casey H.
Xu, Rosalind J.
BIOPHYSICAL JOURNAL, 2019, 116 (03) : 200A - 200A
[32] An experimentally validated simulation model for a four-stage spray dryer
Petersen, Lars Norbert
Poulsen, Niels Kjolstad
Niemann, Hans Henrik
Utzen, Christer
Jorgensen, John Bagterp
JOURNAL OF PROCESS CONTROL, 2017, 57 : 50 - 65
[33] A Study of the Variability and Design Considerations of Ferroelectric VNAND Memories With Polycrystalline Films Using An Experimentally Validated TCAD Model
Thesberg, M.
Schanovsky, F.
Stanojevic, Z.
Baumgartner, O.
Karner, M.
IEEE 53RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, ESSDERC 2023, 2023, : 77 - 80
[34] Analytical Compact Model of Nanowire Junctionless Gate-All-Around MOSFET Implemented in Verilog-A for Circuit Simulation
Billel Smaani
Shiromani Balmukund Rahi
Samir Labiod
Silicon, 2022, 14 : 10967 - 10976
[35] Analytical Compact Model of Nanowire Junctionless Gate-All-Around MOSFET Implemented in Verilog-A for Circuit Simulation
Smaani, Billel
Rahi, Shiromani Balmukund
Labiod, Samir
SILICON, 2022, 14 (16) : 10967 - 10976
[36] A Verilog-A Compact Model for Four-Wave Mixing Supporting Electronic-Photonic Co-Simulation
Zhang, Siyuan
Fan, Xiaolong
Chen, Nuo
Wang, Ken Xingze
Xu, Jing
Tan, Min
2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 16 - 19
[37] Numerical analysis of special concentric braced frames using experimentally-validated fatigue and fracture model under short and long duration earthquakes
Ali Hammad
Mohamed A. Moustafa
Bulletin of Earthquake Engineering, 2021, 19 : 287 - 316
[38] Numerical analysis of special concentric braced frames using experimentally-validated fatigue and fracture model under short and long duration earthquakes
Hammad, Ali
Moustafa, Mohamed A.
BULLETIN OF EARTHQUAKE ENGINEERING, 2021, 19 (01) : 287 - 316
[39] Simulation of deep level transient spectroscopy using circuit simulator with deep level trap model implemented by Verilog-A language
Fukuda, Koichi
Hattori, Junichi
Asai, Hidehiro
Shimizu, Mitsuaki
Hashizume, Tamotsu
2019 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2019), 2019, : 133 - 136
[40] Finite-element simulation of multi-axial fatigue loading in metals based on a novel experimentally-validated microplastic hysteresis-tracking method
Mozafari, F.
Thamburaja, P.
Moslemi, N.
Srinivasa, A.
FINITE ELEMENTS IN ANALYSIS AND DESIGN, 2021, 187

← 1 2 3 4 5 →