共 50 条
- [1] An Efficient Simplified SPAD Timing Jitter Model in Verilog-A for Circuit Simulation ELECTRONICS, 2025, 14 (06):
- [2] Microelectronics Package Design Using Experimentally-Validated Modeling and Simulation ADVANCED ENGINEERING CERAMICS AND COMPOSITES, 2011, 484 : 192 - 203
- [3] Verilog-A Model for Phase Change Memory Simulation 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 492 - 495
- [6] An efficient Verilog-A memristor model implementation: simulation and application Journal of Computational Electronics, 2019, 18 : 1055 - 1064
- [8] Experimentally Validated Pr0.7Ca0.3MnO3 RRAM Verilog-A model based Izhikevich Neuronal Dynamics 2021 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2021), 2021, : 284 - 288
- [9] AN EXPERIMENTALLY-VALIDATED DISTRIBUTED-PARAMETERS MODEL OF A FERROFLUID BASED ENERGY HARVESTER PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2016, VOL 6, 2016,
- [10] Simulation of serial RRAM cell based on a Verilog-A compact model 2021 XXXVI CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS21), 2021, : 177 - 182