A Low-Power ASIC Containing 10 Analog-to-Digital Converters and Buffer Memory

被引：0

作者：

Bocharov, Yury ^{[1
]}

Butuzov, Vladimir ^{[1
]}

机构：

[1] Natl Res Nucl Univ, MEPhI Moscow Engn Phys Inst, Dept Micro & Nanoelect, Moscow, Russia

来源：

2015 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON) | 2015年

关键词：

ASIC; analog-to-digital converter; ADC; silicon photomultiplier; SiPM; battery-powered device; CMOS process; SPLIT CAPACITOR ARRAY; SAR ADC; READOUT;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

Application-specific integrated circuit (ASIC), which has 10 channels containing 10-bit analog-to-digital converter (ADC) in each channel, buffer memory and a precision voltage reference, is presented. It features very low power consumption, which is less than 0.5 mW per channel at the sampling frequency of 100 kHz. ASIC focuses on the use in battery-powered devices. It was designed to use along with analog front-end ASIC for readout and A/D conversion of the signals of silicon photomultiplier (SiPM) arrays. It can also be used in other portable instrumentation and communication equipment. ASIC has been manufactured in 0.35 um CMOS process.

引用

页数：3

共 13 条

[1] A custom front-end ASIC for the readout and timing of 64 SiPM photosensors [J].

Bagliesi, M. G. ;

Avanzini, C. ;

Bigongiari, G. ;

Cecchi, R. ;

Kim, M. Y. ;

Maestro, P. ;

Marrocchesi, P. S. ;

Morsani, F. .

NUCLEAR PHYSICS B-PROCEEDINGS SUPPLEMENTS, 2011, 215 :344-348

[2] Limited Geiger-mode silicon photodiode with very high gain [J].

Bondarenko, G ;

Dolgoshein, B ;

Golovin, V ;

Ilyin, A ;

Klanner, R ;

Popova, E .

NUCLEAR PHYSICS B, 1998, :347-352

[3] ASIC development for SiPM readout [J].

Corsi, Francesco ;

Foresta, Maurizio ;

Marzocca, Cristoforo ;

Matarrese, Gianvito ;

Del Guerra, Alberto .

JOURNAL OF INSTRUMENTATION, 2009, 4

[4]

Dongmei L., 2013, J SEMICOND, V34

[5] A 12-bit self-calibrating SAR ADC achieving a Nyquist 90.4-dB SFDR [J].

Fan, Hua ;

Han, Xue ;

Wei, Qi ;

Yang, Huazhong .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) :239-254

[6]

Fan Y., 2014, J SEMICONDUCTORS, V35

[7] A 10-bit Low-Power SAR ADC With a Tunable Series Attenuation Capacitor [J].

Filipovic, Lado ;

MacEachern, Leonard .

2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, :399-402

[8] Fast Self Triggered Multi Channel Readout ASIC for Time- and Energy Measurement [J].

Fischer, Peter ;

Peric, Ivan ;

Ritzert, Michael ;

Koniczek, Martin .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (03) :1153-1158

[9] A 3 V 110 μW 3.1 ppm/°C curvature-compensated CMOS bandgap reference [J].

Guan, Xiaokang ;

Wang, Xin ;

Wang, Albert ;

Zhao, Bin .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 62 (02) :113-119

[10] Analysis on Capacitor Mismatch and Parasitic Capacitors Effect of Improved Segmented-Capacitor Array in SAR ADC [J].

Lei, Sun ;

Dai Qinyuan ;

Qiao Gaoshuai ;

Lee Chuangchuan .

2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 2, PROCEEDINGS, 2009, :280-+

← 1 2 →