共 50 条
- [32] Efficient Router Architecture for Trace Reduction During NoC Post-Silicon Validation 32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 230 - 235
- [36] Optimizing Post-silicon Conformance Checking 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 499 - 502
- [37] On Signal Tracing in Post-Silicon Validation 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 259 - 264
- [38] A STATISTICALLY ROBUST METHODOLOGY FOR OPTIMIZED SAMPLE SIZE DETERMINATION FOR FPGA POST-SILICON VALIDATION 2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
- [39] Automating post-silicon debugging and repair IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 91 - 98
- [40] Post-Silicon Validation, Debug and Diagnosis 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LXIII - LXV