共 50 条
- [21] A statistical framework for post-silicon tuning through body bias clustering IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 207 - +
- [25] Clustering for Reduction of Power Consumption and Area on Post-Silicon Delay Tuning 2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 86 - 89
- [27] Yield and Power Improvement Method by Post-Silicon Delay Tuning and Technology Mapping 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 366 - 369
- [28] Body Bias Clustering for Low Test-Cost Post-Silicon Tuning 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 283 - 289
- [29] High-Level Synthesis with Post-Silicon Delay Tuning for RDR Architectures 2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 194 - 197