A Robust Architecture for Post-Silicon Skew Tuning

被引:0
|
作者
Kao, Mac Y. C. [1 ]
Tsai, Kun-Ting [1 ]
Chang, Shih-Chieh [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30043, Taiwan
来源
2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) | 2011年
关键词
Post-Silicon Tuning; Adjustable Delay Buffer; Phase Detector;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Clock skew minimization is important in VLSI design field. Due to the presence of Process, Voltage, and Temperature (PVT) variations, the Post-Silicon Skew Tuning (PST) technique with the ability of tolerating PVT variations has brought a broad discussion. A PST architecture can dynamically minimize the clock skew even after a chip is manufactured. However, testing the variation tolerance ability of a PST architecture is very difficult because the clock skew does not directly affect the functionality of a design. In addition, creating PVT variation in the traditional testing environment is not easy. Unlike most previous works which focus on the implementation and the performance issues of a PST architecture, the objective of this paper is to propose efficient test mechanisms and verify the variation tolerance ability. In addition, we also propose a novel structure to increase the robustness of a PST architecture in case of a manufacturing fault. Our experiment shows that with little overhead, we can achieve robustness.
引用
收藏
页码:774 / 778
页数:5
相关论文
共 50 条
  • [21] A statistical framework for post-silicon tuning through body bias clustering
    Kulkarni, Sarvesh H.
    Sylvester, Dennis
    Blaauw, David
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 207 - +
  • [22] Post-silicon clock-timing tuning based on statistical estimation
    Hashizume, Yuko
    Takashima, Yasuhiro
    Nakamura, Yuichi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (09) : 2322 - 2327
  • [23] Post-Silicon Tuning Based on Flexible Flip-Flop Timing
    Seo, Hyungjung
    Heo, Jeongwoo
    Kim, Taewhan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (01) : 11 - 22
  • [24] Post-Silicon Microarchitecture
    Kumar, Chanchal
    Chaudhary, Aayush
    Bhawalkar, Shubham
    Mathur, Utkarsh
    Jain, Saransh
    Vastrad, Adith
    Rotenberg, Eric
    IEEE COMPUTER ARCHITECTURE LETTERS, 2020, 19 (01) : 26 - 29
  • [25] Clustering for Reduction of Power Consumption and Area on Post-Silicon Delay Tuning
    Muroi, Kota
    Kohira, Yukihide
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 86 - 89
  • [26] Modeling and Optimization Techniques for Yield-Aware SRAM Post-Silicon Tuning
    Singh, Ashish K.
    He, Ku
    Caramanis, Constantine
    Orshansky, Michael
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (08) : 1159 - 1167
  • [27] Yield and Power Improvement Method by Post-Silicon Delay Tuning and Technology Mapping
    Mashiko, Hayalo
    Kohira, Yukihide
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 366 - 369
  • [28] Body Bias Clustering for Low Test-Cost Post-Silicon Tuning
    Kimura, Shuta
    Hashimoto, Masanori
    Onoye, Takao
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 283 - 289
  • [29] High-Level Synthesis with Post-Silicon Delay Tuning for RDR Architectures
    Hagio, Yuta
    Yanagisawa, Masao
    Togawa, Nozomu
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 194 - 197
  • [30] Clustering Method for Reduction of Area and Power Consumption on Post-Silicon Delay Tuning
    Muroi, Kota
    Mashiko, Hayato
    Kohira, Yukihide
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2019, E102A (07) : 894 - 903