共 50 条
- [32] Design optimization of a high-speed, area-efficient and low-power Montgomery modular multiplier for RSA algorithm IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 576 - 581
- [34] An Ultra-Low-Power SAR ADC with an Area-Efficient DAC Architecture 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 13 - 16
- [35] A Low-power and Area-efficient Radix-3 SAR ADC PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 146 - 149
- [37] Low-Power Area-Efficient Delay Element With A Wide Delay Range 2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 717 - 720
- [38] An Ultra Low-Power and Area-Efficient Baseband Processor for WBAN Transmitter 2013 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2013,
- [39] Area-efficient selective multi-threshold CMOS design methodology for standby leakage power reduction DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 646 - 647
- [40] Area-efficient buffer binding based on a novel two-port FIFO structure PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 122 - 127