KnapBind: An area-efficient binding algorithm for low-leakage datapaths

被引:14
|
作者
Gopalakrishnan, C [1 ]
Katkoori, S [1 ]
机构
[1] Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA
来源
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS | 2003年
关键词
D O I
10.1109/ICCD.2003.1240935
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Low leakage power datapaths can be synthesized using Multi-Threshold CMOS (MTCMOS) modules. MTCMOS modules can be turned ON or OFF, using sleep signals. The controller in a digital system can be automatically synthesized to generate these sleep signals to turn OFF idle modules, thus minimizing leakage power In order to sustain performance, the sleep transistor needs to be sized to large widths. This leads to a significant area overhead. In this work, we propose a binding algorithm, based on the 0-1 Knapsack algorithm, to selectively bind modules in a datapath to MTCMOS modules, achieving the optimizing leakage power within a given area constraint. We present results for five data dominated DSP circuits, at 100nm technology node.
引用
收藏
页码:430 / 435
页数:6
相关论文
共 50 条
  • [31] FPGA implementation of a low-power and area-efficient state-table-based compression algorithm for DSLR cameras
    Lone, Mohd Rafi
    Hakim, Najeeb-ud-Din
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2018, 26 (06) : 2927 - 2942
  • [32] Design optimization of a high-speed, area-efficient and low-power Montgomery modular multiplier for RSA algorithm
    Masui, S
    Mukaida, K
    Takenaka, M
    Torii, N
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 576 - 581
  • [33] Area-Efficient ESD Clamp Circuit With a Capacitance-Boosting Technique to Minimize Standby Leakage Current
    Altolaguirre, Federico A.
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (02) : 156 - 162
  • [34] An Ultra-Low-Power SAR ADC with an Area-Efficient DAC Architecture
    Kamalinejad, Pouya
    Mirabbasi, Shahriar
    Leung, Victor C. M.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 13 - 16
  • [35] A Low-power and Area-efficient Radix-3 SAR ADC
    Reddy, Yelaka Sunil Gavaskar
    Lam, Y. Y. H.
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 146 - 149
  • [36] Area-efficient and ultra-low-power architecture of RSA processor for RFID
    Wang, D. M.
    Ding, Y. Y.
    Zhang, J.
    Hu, J. G.
    Tan, H. Z.
    ELECTRONICS LETTERS, 2012, 48 (19) : 1185 - U31
  • [37] Low-Power Area-Efficient Delay Element With A Wide Delay Range
    Al-Eryani, Jidan
    Stanitzki, Alexander
    Konrad, Karsten
    Tavangaran, Nima
    Brueckmann, Dieter
    Kokozinski, Rainer
    2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 717 - 720
  • [38] An Ultra Low-Power and Area-Efficient Baseband Processor for WBAN Transmitter
    Chen, Mengyuan
    Han, Jun
    Fang, Dabin
    Zou, Yao
    Zeng, Xiaoyang
    2013 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2013,
  • [39] Area-efficient selective multi-threshold CMOS design methodology for standby leakage power reduction
    Kitahara, T
    Kawabe, N
    Minami, F
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 646 - 647
  • [40] Area-efficient buffer binding based on a novel two-port FIFO structure
    Rha, K
    Choi, K
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 122 - 127