Sequential logic asynchronous design for CMOS implementation

被引：0
|
作者：
Lemberski, I [1 ]
机构：
[1] Riga Aviat Univ, LV-1019 Riga, Latvia
来源：
MELECON '98 - 9TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2 | 1998年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The method [6] of hazard elimination is adapted for CMOS circuit design. Tt is shown opportunity of hazard-free ee CMOS implementation with input inverters. Input variable hazards are avoided by changing one input variable at the time and internal variable hazards - by neighbouring or Tracey's assignment. The main attention is focused on avoiding hazards between input and internal variables. The internal state assignment to avoid errors caused by this type of hazards is offered.
引用
收藏
页码：613 / 616
页数：4
相关论文
共 50 条
  • [41] Asynchronous logic implementation of tree-structured SISOs
    Beerel, Peter A.
    Chugg, Keith M.
    Dimou, Georgios D.
    Golani, Pankaj
    Prakash, Mallika
    2007 IEEE INFORMATION THEORY WORKSHOP, VOLS 1 AND 2, 2007, : 565 - 570
  • [42] EFFICIENT MODELING AND SYNTHESIS PROCEDURE OF ASYNCHRONOUS SEQUENTIAL LOGIC ELEMENTS
    KANG, JW
    FISHER, PD
    WEY, CL
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (01): : 61 - 64
  • [43] Asynchronous FFT processor design in CMOS VLSI
    Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China
    Dianzi Qijian, 2006, 3 (613-616):
  • [44] Design of Comparator Using Domino Logic and CMOS Logic
    Rangari, Abhishek V.
    Gaidhani, Yashika A.
    PROCEEDINGS OF 2016 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2016,
  • [45] Design and Implementation of Asynchronous Processor on FPGA
    Shin, Ziho
    Oh, Myeong-Hoon
    IEEE ACCESS, 2022, 10 : 118370 - 118379
  • [46] GENERATION OF DESIGN EQUATIONS IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
    MAKI, GK
    TRACEY, JH
    SMITH, RJ
    IEEE TRANSACTIONS ON COMPUTERS, 1969, C 18 (05) : 467 - +
  • [47] Design and Implementation of Reconfigurable Asynchronous Pipelines
    de Gennaro, Alessandro
    Sokolov, Danil
    Mokhov, Andrey
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (06) : 1527 - 1539
  • [48] Design of a Logic Element for Implementing an Asynchronous FPGA
    Smith, Scott C.
    FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2007, : 13 - 22
  • [49] High-level design for asynchronous logic
    Smith, R
    Ligthart, M
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 431 - 436
  • [50] DESIGN OF ASYNCHRONOUS LOGIC WITH UNCONSTRAINED INPUT VARIATION
    LEWIN, DW
    ELECTRONICS LETTERS, 1969, 5 (14) : 320 - +
12345