Sequential logic asynchronous design for CMOS implementation

被引：0
|
作者：
Lemberski, I [1 ]
机构：
[1] Riga Aviat Univ, LV-1019 Riga, Latvia
来源：
MELECON '98 - 9TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2 | 1998年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The method [6] of hazard elimination is adapted for CMOS circuit design. Tt is shown opportunity of hazard-free ee CMOS implementation with input inverters. Input variable hazards are avoided by changing one input variable at the time and internal variable hazards - by neighbouring or Tracey's assignment. The main attention is focused on avoiding hazards between input and internal variables. The internal state assignment to avoid errors caused by this type of hazards is offered.
引用
收藏
页码：613 / 616
页数：4
相关论文
共 50 条
  • [1] Asynchronous logic design - from concepts to implementation
    Delvai, Martin
    Steininger, Andreas
    3RD INT CONF ON CYBERNETICS AND INFORMATION TECHNOLOGIES, SYSTEMS, AND APPLICAT/4TH INT CONF ON COMPUTING, COMMUNICATIONS AND CONTROL TECHNOLOGIES, VOL 1, 2006, : 81 - 86
  • [2] AUTOMATING THE DESIGN OF ASYNCHRONOUS SEQUENTIAL LOGIC-CIRCUITS
    WU, SF
    FISHER, PD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 364 - 370
  • [3] An implementation technique of dynamic CMOS circuit applicable to asynchronous/synchronous logic
    Yoshizawa, H
    Taniguchi, K
    Nakashi, K
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A145 - A148
  • [4] Implementation of Fuzzy Logic Operators as Digital Asynchronous Circuits in CMOS Technology
    Talaska, Tomasz
    2017 IEEE 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2017, : 97 - 100
  • [5] A novel asynchronous sequential logic model of central pattern generator for quadruped robot: systematic design and efficient implementation
    Komaki, Sho
    Takeda, Kentaro
    Torikai, Hiroyuki
    2021 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2021,
  • [6] LOOK TO ASYNCHRONOUS SEQUENTIAL LOGIC.
    Charland, Michael J.
    Electronic Design, 1974, 22 (20) : 98 - 103
  • [7] DESIGNING ASYNCHRONOUS SEQUENTIAL LOGIC CIRCUITS
    WAREBERG, PG
    MERGLER, HW
    CONTROL ENGINEERING, 1968, 15 (10) : 99 - &
  • [8] VLSI design and implementation of a low power microcontroller using asynchronous logic
    Yu, Ying
    Zhou, Lei
    Min, Hao
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (10): : 1346 - 1351
  • [9] A CMOS VLSI IMPLEMENTATION OF AN ASYNCHRONOUS ALU
    GARSIDE, JD
    ASYNCHRONOUS DESIGN METHODOLOGIES, 1993, 28 : 181 - 192
  • [10] Asynchronous design in dynamic CMOS
    Ahmed, J
    Zaky, SG
    1997 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CONFERENCE PROCEEDINGS, VOLS I AND II: ENGINEERING INNOVATION: VOYAGE OF DISCOVERY, 1997, : 528 - 531
12345