Power Characteristics of Asynchronous Networks-on-Chip

被引：0
|
作者：
Rashed, Maher [1 ]
Abd El Ghany, Mohamed A. [2 ]
Ismail, Mohammed [3 ,4 ]
机构：
[1] German Univ Cairo, Dept Commun Engn, Cairo, Egypt
[2] Cairo Univ, Dept Elect Engn, Cairo, Egypt
[3] Ohio State Univ, Elect & Comp Engn Dept, Columbus, OH 43210 USA
[4] KTH, The RaMSiS Grp, Stockholm, Sweden
来源：
2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC) | 2011年
关键词：
NoC; GALS; Power Dissipation; Interswitch Links; SYSTEMS;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Power characteristics of different Asynchronous Network on Chip (NoC) architectures are developed. Among different NoC architectures, the Butterfly Fat Tree (BFT) dissipates the minimum power. With increasing the number of IP blocks, the relative power consumption of the interconnects and the associate repeaters of the Asynchronous NoC architecture decreases as compared to the power consumption of the network switches. The power dissipation of the Asynchronous architecture is decreased by up to 57% as compared to the power dissipation of the conventional Synchronous architecture. The BFT is more efficient with increasing the number of IP blocks.
引用
收藏
页码：160 / 165
页数：6
相关论文
共 50 条
  • [1] Asynchronous switching for low-power networks-on-chip
    El-Moursy, Magdy A.
    Shawkey, Heba A.
    MICROELECTRONICS JOURNAL, 2011, 42 (12) : 1370 - 1379
  • [2] Asynchronous design of networks-on-chip
    Sparso, Jens
    2007 NORCHIP, 2007, : 225 - 228
  • [3] A DFT architecture for asynchronous Networks-on-Chip
    Tran, Xuan-Tu
    Durupt, Jean
    Bertrand, Francois
    Beroulle, Vincent
    Robach, Chantal
    ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 219 - +
  • [4] Design-for-test of asynchronous Networks-On-Chip
    Tran, Xuan-Tu
    Beroulle, Vincent
    Durupt, Jean
    Robach, Chantal
    Bertrand, Francois
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 163 - +
  • [5] Implementation of a design-for-test architecture for asynchronous Networks-on-Chip
    Tran, Xuan-Tu
    Durupt, Jean
    Thonnart, Yvain
    Bertrand, Francois
    Beroulle, Vincent
    Robach, Chantal
    NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 216 - 216
  • [6] Area and power modeling methodologies for networks-on-chip
    Meloni, Paolo
    Carta, Salvatore
    Argiolas, Roberto
    Raffo, Luigi
    Angiolini, Federico
    2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 17 - 23
  • [7] Architecture level analysis for process variation in synchronous and asynchronous Networks-on-Chip
    Muhammad, Sayed T.
    El-Moursy, Magdy A.
    El-Moursy, Ali A.
    Hamed, Hesham F. A.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 102 : 175 - 185
  • [8] Achieving Lightweight Multicast in Asynchronous Networks-on-Chip Using Local Speculation
    Bhardwaj, Kshitij
    Nowick, Steven M.
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [9] Area and Power Modeling for Networks-on-Chip with Layout Awareness
    Meloni, Paolo
    Loi, Igor
    Angiolini, Federico
    Carta, Salvatore
    Barbaro, Massimo
    Raffo, Luigi
    Benini, Luca
    VLSI DESIGN, 2007,
  • [10] Wireless on Networks-on-Chip
    Taskin, Baris
    2013 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2013,
12345