A 60-GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE802.15.3c

被引:144
作者
Okada, Kenichi [1 ]
Li, Ning [1 ]
Matsushita, Kota [1 ]
Bunsen, Keigo [1 ]
Murakami, Rui [1 ]
Musa, Ahmed [1 ]
Sato, Takahiro [1 ]
Asada, Hiroki [1 ]
Takayama, Naoki [1 ]
Ito, Shogo [1 ]
Chaivipas, Win [1 ]
Minami, Ryo [1 ]
Yamaguchi, Tatsuya [1 ]
Takeuchi, Yasuaki [1 ]
Yamagishi, Hiroyuki [2 ]
Noda, Makoto [2 ]
Matsuzawa, Akira [1 ]
机构
[1] Tokyo Inst Technol, Dept Phys Elect, Tokyo 1528552, Japan
[2] Sony Corp, Tokyo 1410001, Japan
关键词
CMOS; direct conversion; IEEE802.15.3c; injection locked oscillator; millimeter wave; 16QAM; 60; GHz; transceiver; GHZ; POWER;
D O I
10.1109/JSSC.2011.2166184
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a 60-GHz direct-conversion transceiver using 60-GHz quadrature oscillators. The transceiver has been fabricated in a standard 65-nm CMOS process. It includes a receiver with a 17.3-dB conversion gain and less than 8.0-dB noise figure, a transmitter with a 18.3-dB conversion gain, a 9.5-dBm output 1 dB compression point, a 10.9-dBm saturation output power and 8.8-% power added efficiency. The 60-GHz frequency synthesizer is implemented by a combination of a 20-GHz PLL and a 60-GHz quadrature injection-locked oscillator, which achieves a phase noise of -95 dBc/Hz@1 MHz-offset at 60 GHz. The transceiver realizes IEEE802.15.3c full-rate wireless communication for all 16QAM/8PSK/QPSK/BPSK modes, and the communication distances with the full data rate using 2.16-GHz bandwidth, measured with an antenna built in the package, are 2.7-m (BPSK/QPSK) and 0.2-m (8PSK/16QAM). The measured maximum data rates are 8 Gb/s in QPSK mode and 11 Gb/s in 16QAM mode over a 5 cm wireless link within a bit error rate (BER) of < 10(-3). The transceiver consumes 186 mW from a 1.2-V supply voltage while transmitting and 106 mW from 1.0-V supply voltage while receiving. Both transmitter and receiver are driven by a 20-GHz PLL, which consumes 66 mW, including output buffer, from a 1.2-V supply voltage.
引用
收藏
页码:2988 / 3004
页数:17
相关论文
共 39 条
[1]  
[Anonymous], IEEE ISSCC DIG TECH
[2]  
[Anonymous], 2009, 802153C2009IEEE
[3]  
BORREMANS J, 2009, IEEE INT SOL STAT CI, P492, DOI DOI 10.1109/ISSCC.2009.4977523
[4]   A 56-65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS [J].
Chan, Wei L. ;
Long, John R. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) :2739-2746
[5]  
Choi C.-S., 2006, P8021506047701003C I
[6]  
Decanis U., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P280, DOI 10.1109/ISSCC.2011.5746318
[7]   Millimeter-wave CMOS design [J].
Doan, CH ;
Emami, S ;
Niknejad, AM ;
Brodersen, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (01) :144-155
[8]   Design of CMOS for 60GHz applications [J].
Doan, CH ;
Emami, S ;
Niknejad, AM ;
Brodersen, RW .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :440-441
[9]  
Emami S., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P164, DOI 10.1109/ISSCC.2011.5746265
[10]  
EMAMI S, 2007, ISSCC FEB, P190