共 6 条
[1]
Investigation on Die Shift Issues in the 12-in Wafer-Level Compression Molding Process
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2013, 3 (10)
:1647-1653
[2]
Ho S. L., 2014, IEEE T COMPON PACK T, V4, P1090
[3]
3-D Numerical and Experimental Investigations on Compression Molding in Multichip Embedded Wafer Level Packaging
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2013, 3 (04)
:678-687
[4]
Khong CH, 2009, 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, P535, DOI 10.1109/ECTC.2009.5074066
[5]
Kim HJ, 2011, ELEC COMP C, P78, DOI 10.1109/ECTC.2011.5898495
[6]
Solutions Strategies for Die Shift Problem in Wafer Level Compression Molding
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2011, 1 (04)
:502-509