Comprehensive Investigation of Die Shift in Compression Molding Process for 12 Inch Fan-Out Wafer Level Packaging

被引:20
作者
Han, Yong [1 ]
Ding, Mian Zhi [1 ]
Lin, Bu [1 ]
Choong, Chong Ser [1 ]
机构
[1] Inst Microelect, 11 Sci Pk Rd,Singapore Sci Pk 2, Singapore 117685, Singapore
来源
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2016年
关键词
wafer level packaing; die shift; molding process; thermal expansion; drag force;
D O I
10.1109/ECTC.2016.46
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Die shift is a critical issue in compression molding process for fan-out wafer level packaging (FOWLP). A comprehensive investigation has been performed using the developed multi-step simulation scheme to capture the die shift variation during the process. Several experimental tests were performed on 12 inch wafer to validate the simulation results. Both the thermal-mechanical (TM) effect and the mold compound fluid flow (FF) effect are considered in the multi-physics simulation model. The expansion and contraction varies along with 5 major steps in the compression molding process. The influences of materials, dimensions and process on the die shift caused by TM and FF effect are analyzed and compared. Two shift compensation methodologies, constant and dynamic pre-shift, have been conducted and evaluated for performance improvement. By optimizing multiple factors, the maximum die shift of +/- 5 mu m has been achieved based on the multi-steps simulation analysis. The results and conclusions obtained are expected to aid the molding process of FOWLP.
引用
收藏
页码:1605 / 1610
页数:6
相关论文
共 6 条
[1]   Investigation on Die Shift Issues in the 12-in Wafer-Level Compression Molding Process [J].
Bu, Lin ;
Ho, Siowling ;
Velez, Sorono Dexter ;
Chai, Taichong ;
Zhang, Xiaowu .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10) :1647-1653
[2]  
Ho S. L., 2014, IEEE T COMPON PACK T, V4, P1090
[3]   3-D Numerical and Experimental Investigations on Compression Molding in Multichip Embedded Wafer Level Packaging [J].
Ji, Lin ;
Sorono, Dexter Velez ;
Chai, Tai Chong ;
Zhang, Xiaowu .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (04) :678-687
[4]  
Khong CH, 2009, 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, P535, DOI 10.1109/ECTC.2009.5074066
[5]  
Kim HJ, 2011, ELEC COMP C, P78, DOI 10.1109/ECTC.2011.5898495
[6]   Solutions Strategies for Die Shift Problem in Wafer Level Compression Molding [J].
Sharma, Gaurav ;
Kumar, Aditya ;
Rao, Vempati Srinivas ;
Ho, Soon Wee ;
Kripesh, Vaidyanathan .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (04) :502-509