Capacitor array structure and switch control for energy-efficient SAR analog-to-digital converters

被引：26

作者：

Lee, Jeong-Sup ^{[1
]}

Park, In-Cheol ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea

来源：

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年

关键词：

D O I：

10.1109/ISCAS.2008.4541398

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a new capacitor array structure and its switch control method for binary weighted SAR analog-to-digital converters, which can significantly lower the energy consumed in charge redistribution steps. The proposed method is analyzed theoretically and simulations are performed to verify the theoretical analysis. Simulation results show that the proposed capacitor array structure and switching method can reduce the average energy consumed in the capacitor array by 75% and 60% compared to the conventional method and the splitting capacitor method, respectively.

引用

页码：236 / 239

页数：4

共 50 条

[41] On the System-Level Design of Noise-Shaping SAR Analog-to-Digital Converters [J].

Ismail, Ayman H. .

ELECTRONICS, 2024, 13 (20)

[42] CONTROL AND MEASUREMENT OF THE PARAMETERS OF ANALOG-TO-DIGITAL CONVERTERS FOR WIDEBAND COMMUNICATION SIGNALS [J].

KOGAN, SS ;

LIKIARDOPULO, AG .

TELECOMMUNICATIONS AND RADIO ENGINEERING, 1979, 33-4 (07) :21-25

[43] ASIC Design of an Adaptive Control Unit for Reconfigurable Analog-to-Digital Converters [J].

Razak, Zulhakimi ;

Erdogan, Ahmet ;

Arslan, Tughrul .

IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, :179-184

[44] Energy-efficient hybrid capacitor switching scheme for SAR ADC [J].

Xie, Liangbo ;

Wen, Guangjun ;

Liu, Jiaxin ;

Wang, Yao .

ELECTRONICS LETTERS, 2014, 50 (01) :22-U33

[45] Efficient polyphase decomposition of Comb decimation filters in ΣΔ analog-to-digital converters. [J].

Aboushady, H ;

Dumonteix, Y ;

Louërat, MM ;

Mehrez, H .

PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, :432-435

[46] An efficient background calibration technique for analog-to-digital converters based on neural network [J].

Deng, Honghui ;

Hu, Yijun ;

Wang, Liang .

INTEGRATION-THE VLSI JOURNAL, 2020, 74 :63-70

[47] A Front-End Ultrasound Array Processor based on LVDS Analog-to-Digital Converters [J].

Camacho, J. ;

Ibanez, A. ;

Parrilla, M. ;

Fritsch, C. .

2006 IEEE ULTRASONICS SYMPOSIUM, VOLS 1-5, PROCEEDINGS, 2006, :1631-1634

[48] Design of analog-to-digital converters for energy-sensitive hybrid pixel detectors [J].

Bello, DS ;

Nauta, B ;

Visschers, J .

NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2001, 466 (01) :218-225

[49] CONTROL AND MEASUREMENT OF THE PARAMETERS OF ANALOG-TO-DIGITAL CONVERTERS FOR WIDEBAND COMMUNICATION SIGNALS. [J].

Kogan, S.S. ;

Likiardopulo, A.G. .

Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1979, 33-34 (07) :21-25

[50] Energy-efficient Spread Second Capacitor Capacitive DAC for SAR ADC [J].

Kim, Ju Eon ;

Lee, Sung-Min ;

Yoo, Taegeun ;

Jo, Yong-Jun ;

Baek, Kwang-Hyun .

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (06) :786-791

← 1 2 3 4 5 →