Capacitor array structure and switch control for energy-efficient SAR analog-to-digital converters

被引:26
作者
Lee, Jeong-Sup [1 ]
Park, In-Cheol [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea
来源
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年
关键词
D O I
10.1109/ISCAS.2008.4541398
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new capacitor array structure and its switch control method for binary weighted SAR analog-to-digital converters, which can significantly lower the energy consumed in charge redistribution steps. The proposed method is analyzed theoretically and simulations are performed to verify the theoretical analysis. Simulation results show that the proposed capacitor array structure and switching method can reduce the average energy consumed in the capacitor array by 75% and 60% compared to the conventional method and the splitting capacitor method, respectively.
引用
收藏
页码:236 / 239
页数:4
相关论文
共 7 条
[1]  
[Anonymous], 2007, IEEE INT SOL STAT CI
[2]   An energy-efficient charge recycling approach for a SAR converter with capacitive DAC [J].
Ginsburg, BP ;
Chandrakasan, AP .
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :184-187
[3]   500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC [J].
Ginsburg, Brian P. ;
Chandrakasan, Anantha P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (04) :739-747
[4]  
Johns A., 1997, ANALOG INTEGRATED CI
[5]   ALL-MOS CHARGE REDISTRIBUTION ANALOG-TO-DIGITAL CONVERSION TECHNIQUES .1. [J].
MCCREARY, JL ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (06) :371-379
[6]   AN 85-MW, B-10, 40 M-SAMPLE/S CMOS PARALLEL-PIPELINED ADC [J].
NAKAMURA, K ;
HOTTA, M ;
CARLEY, LR ;
ALLSTOT, DJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :173-183
[7]   A 1.8-v 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS [J].
Uyttenhove, K ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) :1115-1122