A 50-ps Gated VCRO-Based TDC With Compact Phase Interpolators for Flash LiDAR

被引:9
作者
Hu, Jin [1 ]
Wang, Xiayu [1 ]
Li, Dong [1 ]
Liu, Yang [1 ]
Ma, Rui [1 ]
Zhu, Zhangming [1 ]
机构
[1] Xidian Univ, Sch Microelect, Shaanxi Key Lab Integrated Circuits & Syst, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
Time-to-digital converter (TDC); light detection and ranging (LiDAR); phase interpolator (PI); ring oscillator; CMOS; TO-DIGITAL CONVERTER; SILICON PHOTOMULTIPLIER; HIGH-LINEARITY; TIME; SENSOR; CMOS; NOISE; AREA;
D O I
10.1109/TCSI.2022.3200944
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article describes a small footprint, low power gated voltage-controlled ring oscillator (VCRO)-based Time-To-Digital converter (TDC) for Flash Light Detection and Ranging (LiDAR) applications. A group of compact local phase interpolators (PIs) are used to improve the resolution, which is highly area-saving and compatible with in-pixel TDC structure. A non-reset operation mode is introduced to increase the linearity by taking advantage of the dynamic element matching (DEM) property. The proposed TDC has been fabricated in a 0.18-mu m HV-CMOS technology in a 32 x 32 array, achieving a resolution of 50 ps. A Phase Lock Loop (PLL) is adopted to track the process, voltage, and temperature (PVT) variations and make the resolution tunable. A power-saving analog buffer is used to distribute the stable control voltage to all the in-pixel TDCs. Measurements show a good linearity performance and array uniformity (a deviation of only 0.89 ps), making it suitable for Flash LiDAR applications.
引用
收藏
页码:5096 / 5107
页数:12
相关论文
共 33 条
[1]   Phase noise and jitter in CMOS ring oscillators [J].
Abidi, Asad A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) :1803-1816
[2]  
Al Abbas T, 2016, INT EL DEVICES MEET
[3]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[4]   Enhanced circuit for linear ring VCO-ADCs [J].
Borgmans, J. ;
Rombouts, P. .
ELECTRONICS LETTERS, 2019, 55 (10) :583-+
[5]   Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS [J].
Conca, Enrico ;
Sesta, Vincenzo ;
Buttafava, Mauro ;
Villa, Federica ;
Di Sieno, Laura ;
Mora, Alberto Dalla ;
Contini, Davide ;
Taroni, Paola ;
Torricelli, Alessandro ;
Pifferi, Antonio ;
Zappa, Franco ;
Tosi, Alberto .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (11) :3097-3111
[6]   A 192 x 128 Time Correlated SPAD Image Sensor in 40-nm CMOS Technology [J].
Henderson, Robert K. ;
Johnston, Nick ;
Della Rocca, Francescopaolo Mattioli ;
Chen, Haochang ;
Li, David Day-Uei ;
Hungerford, Graham ;
Hirsch, Richard ;
McLoskey, David ;
Yip, Philip ;
Birch, David J. S. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (07) :1907-1916
[7]  
Henderson RK, 2019, ISSCC DIG TECH PAP I, V62, P106
[8]   A local passive time interpolation concept for variation-tolerant high-resolution time-to-digital conversion [J].
Henzler, Stephan ;
Koeppe, Siegmar ;
Lorenz, Dominik ;
Kamp, Winfried ;
Kuenemund, Ronald ;
Schmitt-Landsiedel, Doris .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (07) :1666-1676
[9]   A 32x 32-Pixel Flash LiDAR Sensor With Noise Filtering for High-Background Noise Applications [J].
Hu, Jin ;
Liu, Bingzheng ;
Ma, Rui ;
Liu, Maliang ;
Zhu, Zhangming .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (02) :645-656
[10]   A 32 x 128 SPAD-257 TDC Receiver IC for Pulsed TOF Solid-State 3-D Imaging [J].
Jahromi, Sahba ;
Jansson, Jussi-Pekka ;
Keranen, Pekka ;
Kostamovaara, Juha .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (07) :1960-1970