Microprocessor design issues: Thoughts on the road ahead

被引：54
作者：
Flynn, MJ [1 ]
Hung, P [1 ]
机构：
[1] Stanford Univ, Stanford, CA 94305 USA
来源：
IEEE MICRO | 2005年 / 25卷 / 03期
关键词：
D O I：
10.1109/MM.2005.56
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
As power becomes increasingly important, the cubic trade-off between time and power ((TP)-P-3 = constant) forces designers to use relatively cheap area to increase performance rather than the expensive power required by higher clock rates. As designers focus on power, the question of optimal power-oriented architectures is apparent.
引用
收藏
页码：16 / 31
页数：16
相关论文
共 39 条
[1]  
ADIGA NR, 2002, P ACM IEEE C SUP, P1
[2]  
Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1145/342001.339691, 10.1109/ISCA.2000.854395]
[3]  
[Anonymous], 1999, DESIGN FOR TEST DIGI
[4]  
[Anonymous], 114911990 IEEE
[5]  
Athas W. C., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P398, DOI 10.1109/92.335009
[6]  
BARON M, 2004, MPU EDA FACE COMPLEX
[7]  
Chang H., 1999, SURVIVING SOC REVOLU
[8]  
*COMP COMP CORP IN, 2003, ADV CONF POW INT SPE
[9]   OPTIMAL PIPELINING [J].
DUBEY, PK ;
FLYNN, MJ .
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 8 (01) :10-19
[10]  
EVERS M, HOT CHIPS 16 C REC
1234