PUF-based Secure Test Wrapper for SoC Testing

被引:2
作者
Kumar, Sudeendra K. [1 ]
Seth, Saurabh [1 ]
Sahoo, Sauvagya [1 ]
Mahapatra, Abhishek [1 ]
Swain, Ayas Kanta [1 ]
Mahapatra, K. K. [1 ]
机构
[1] Natl Inst Technol, Rourkela, India
来源
2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) | 2018年
关键词
IEEE; 1500; Physical Unclonable Function; Hardware Security;
D O I
10.1109/ISVLSI.2018.00127
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increased testability and observability due to test structures make chips vulnerable to side channel attacks. The intention of side channel attack are leaking secret keys used in cryptographic cores and getting access to trade related sensitive information stored in chips. Several countermeasures against test based side-channel attacks are available in research literature. One such countermeasure scheme is password based access protection to IEEE 1500 test wrapper, such that only an authentic user with valid password is allowed to access the test structures. IEEE 1500 is a core test standard for enabling the streamlined test integration and test reuse. The trust model of existing schemes assume outsourced assembly and test (OSAT) centre are completely trusted and design house will share secret keys to unlock the IEEE 1500 wrapper during testing. In this paper, we propose a Physical Unclonable Function (PUF) based technique incorporating challenge-response to support comprehensive test security in which there is no need for design house to share secret keys with untrusted OSAT centre to unlock the scan chains. The proposed scheme comes at the cost of reasonable area and performance overhead.
引用
收藏
页码:672 / 677
页数:6
相关论文
共 18 条
  • [1] [Anonymous], 2011, INTRO HARDWARE SECUR
  • [2] Bhargava Mudit., 2013, Reliable, Secure, Efficient Physical Unclonable Functions, Carnegie Mellon University
  • [3] Bushnell, 2002, ESSENTIALS ELECT TES
  • [4] A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores
    Chiu, Geng-Ming
    Li, James Chien-Mo
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 126 - 134
  • [5] Cui A., 2016, IEEE TIFS
  • [6] Test Versus Security: Past and Present
    Da Rolt, Jean
    Das, Amitabh
    Di Natale, Giorgio
    Flottes, Marie-Lise
    Rouzeyre, Bruno
    Verbauwhede, Ingrid
    [J]. IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2014, 2 (01) : 50 - 62
  • [7] Das A., 2011, 16 IEEE EUR TEST S 2
  • [8] Das A., 2012, P C DES AUT TEST EUR
  • [9] Das A, 2013, IEEE SOUTHEASTCON
  • [10] Hely D., 2004, IOLTS