An efficient analytical model of coupled on-chip RLC interconnects

被引:0
|
作者
Yin, L [1 ]
He, L [1 ]
机构
[1] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA
关键词
D O I
10.1145/370155.370418
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a new decoupled model for two coupled transmission lines with consideration of the inductive effect. It maps two coupled lines into two completely isolated lines with separated drivers and receivers, and has no loss of accuracy during the decoupling procedure. Further, we derive a closed-form time domain response for an isolated transmission line using a one-segment RLC Pi model. Combining the two models, we have an analytical time-domain solution to two coupled transmission lines. The model gives satisfied results for up to 5000 mum-long lines when compared to SPICE simulation over an accurate distributed RLC circuit model, and can be used to model on-chip wires in the layout design, logic synthesis and high level design.
引用
收藏
页码:385 / 390
页数:6
相关论文
共 50 条
  • [1] Analytical ramp delay model for distributed on-chip RLC interconnects
    Coulibaly, LM
    Kadim, HJ
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 457 - 460
  • [2] Unified RLC model for on-chip interconnects
    Sim, SP
    Yang, CY
    NANOTECH 2003, VOL 2, 2003, : 356 - 359
  • [3] Wave-propagation based analytical model for distributed on-chip RLC interconnects
    Kadim, H. J.
    Coulibaly, L. M.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4159 - +
  • [4] Efficient coupled noise estimation for on-chip interconnects
    Devgan, A
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 147 - 151
  • [5] A unified RLC model for high-speed on-chip interconnects
    Sim, SP
    Krishnan, S
    Petranovic, DM
    Arora, ND
    Lee, KR
    Yang, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (06) : 1501 - 1510
  • [6] Novel macromodeling for on-chip RC/RLC interconnects
    Xu, QW
    Mazumder, P
    Ding, L
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 189 - 192
  • [7] New improved macromodelings for on-chip RLC interconnects
    Peng, R
    Sun, LL
    Zhao, XY
    IEEE 2005 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS PROCEEDINGS, VOLS 1 AND 2, 2005, : 919 - 922
  • [8] An Analytical Crosstalk and Delay Model for VLSI RLC Coupled Interconnects
    Maheshwari, V.
    Khare, K.
    Jha, S. K.
    Kar, R.
    Manda, D., I
    PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2013, : 1568 - 1572
  • [9] Analytical Crosstalk Modelling of On-Chip RLC Global Interconnects with Skin Effect for Ramp Input
    Maheshwari, V.
    Mukherjee, Suvra
    Kar, R.
    Mandal, D.
    Bhattacharjee, A. K.
    2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING & SECURITY [ICCCS-2012], 2012, 1 : 814 - 821
  • [10] Analysis of on-chip inductance effects for distributed RLC interconnects
    Banerjee, K
    Mehrotra, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (08) : 904 - 915