Performance Analysis of Double Gate Junctionless Tunnel Field Effect Transistor: RF Stability Perspective

被引:0
作者
Raju, Veerati [1 ]
Sivasankaran, K. [1 ]
机构
[1] VIT Univ, Sch Elect Engn, Vellore 632014, Tamil Nadu, India
关键词
Junctionless tunnel FET; band to band tunnelling; High-k; RF stability; critical frequency; FET; OPTIMIZATION; VARIABILITY; GEOMETRY; MOSFETS; GAIN;
D O I
10.14569/IJACSA.2019.0101172
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper investigates the RF Stability performance of the Double Gate Junctionless Tunnel Field Effect Transistor (DGJL-TFET). The impact of the geometrical parameter, material and bias conditions on the key figure of merit (FoM) like Transconductance (g(m)), Gate capacitance (C-gg) and RF parameters like Stern Stability Factor (K), Critical Frequency (f(k)) are investigated. The analytical model provides the relation between f(k) and small signal parameters which provide guidelines for optimizing the device parameter. The results show improvement in ON current, g(m), f(t) and f(k) for the optimized device structure. The optimized device parameters provide guidelines to operate DGJL-TFET for RF applications.
引用
收藏
页码:529 / 537
页数:9
相关论文
共 39 条
[1]   Improved performance of nanoscale junctionless tunnel field-effect transistor based on gate engineering approach [J].
Abadi, Rouzbeh Molaei Imen ;
Ziabari, Seyed Ali Sedigh .
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2016, 122 (11)
[2]   Analog performance of double gate junctionless tunnel field effect transistor [J].
Akram, M. W. ;
Ghosh, Bahniman .
JOURNAL OF SEMICONDUCTORS, 2014, 35 (07)
[3]   Band-to-band tunneling in carbon nanotube field-effect transistors [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Avouris, P .
PHYSICAL REVIEW LETTERS, 2004, 93 (19) :196805-1
[4]   Dual material gate junctionless tunnel field effect transistor [J].
Bal, Punyasloka ;
Ghosh, Bahniman ;
Mondal, Partha ;
Akram, M. W. ;
Tripathi, Ball Mukund Mani .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (01) :230-234
[5]   Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET) [J].
Bal, Punyasloka ;
Akram, M. W. ;
Mondal, Partha ;
Ghosh, Bahniman .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (04) :782-789
[6]   Vertical tunnel field-effect transistor [J].
Bhuwalka, KK ;
Sedlmaier, S ;
Ludsteck, AK ;
Tolksdorf, A ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) :279-282
[7]   Silicon nanowire tunneling field-effect transistors [J].
Bjoerk, M. T. ;
Knoch, J. ;
Schmid, H. ;
Riel, H. ;
Riess, W. .
APPLIED PHYSICS LETTERS, 2008, 92 (19)
[8]   Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric [J].
Boucart, Kathy ;
Ionescu, Adrian Mihai .
SOLID-STATE ELECTRONICS, 2007, 51 (11-12) :1500-1507
[9]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[10]  
Chen Q, 2003, IEEE CIRCUITS DEVICE, V19, P28