OFF-State-Stress-Induced Ins ability in Switching Polycrystalline Silicon Thin-Film Transistors and Its Improvement by a Bridged-Grain Structure

被引:10
作者
Zhang, Meng [1 ,2 ]
Yan, Yan [1 ]
Li, Guijun [1 ,2 ]
Deng, Sunbin [2 ]
Zhou, Wei [2 ]
Chen, Rongsheng [2 ]
Wong, Man [2 ]
Kwok, Hoi-Sing [2 ]
机构
[1] Shenzhen Univ, Coll Elect Sci & Technol, Shenzhen 518060, Peoples R China
[2] Hong Kong Univ Sci & Technol, State Key Lab Adv Displays & Optoelect Technol, Hong Kong, Hong Kong, Peoples R China
基金
中国国家自然科学基金;
关键词
OFF-state stress; switching polycrystalline silicon thin-film transistors; dynamic hot carrier effect; bridged grain; INDUCED DEGRADATION; BEHAVIORS; TFTS;
D O I
10.1109/LED.2018.2872350
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, an off-state stress is proposed to simulate the operation conditions of switching polycrystalline thin-film transistors in active-matrix displays for the first time. A dynamic hot carrier (HC) effect, dependent on data pulse falling time, dominates the device degradation. Incorporated with the transient simulations, the device degradation mechanism is tentatively discussed. Finally, a bridged-grain structure, which can effectively shares the stress voltage drop via multiple reverse junctions, is employed to relieve such off-state-stress-induced dynamic HC degradation.
引用
收藏
页码:1684 / 1687
页数:4
相关论文
共 15 条
[1]  
[Anonymous], 2011, 2011 IEEE INT C COMM, DOI DOI 10.1109/ICC.2011.5963126
[2]  
Oh K., 2016, SID Symposium Digest of Technical Papers, V47, P923, DOI DOI 10.1002/SDTP.10860
[3]  
Ohshima H., 2014, P SOC INF DISPL INT, P75, DOI [10.1002/j.2168-0159.2014.tb00021.x, DOI 10.1002/J.2168-0159.2014.TB00021.X]
[4]  
Sze S. M., 2006, Physics of Semiconductor Devices, V3rd ed., DOI [10.1002/0470068329, DOI 10.1002/0470068329]
[5]   Degradation of the capacitance-voltage behaviors of the low-temperature polysilicon TFTs under DC stress [J].
Tai, Ya-Hsiang ;
Huang, Shih-Che ;
Lin, Chien Wen ;
Chiu, Hao Lin .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (07) :H611-H618
[6]   Analysis of poly-Si TFT degradation under gate pulse stress using the slicing model [J].
Tai, Ya-Hsiang ;
Huang, Shih-Che ;
Chen, Chien-Kwen .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (12) :981-983
[7]   Degradation Mechanism of Poly-Si TFTs Dynamically Operated in OFF Region [J].
Tai, Ya-Hsiang ;
Huang, Shih-Che ;
Chen, Po-Ting .
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (03) :231-233
[8]   Hot carrier analysis in low-temperature poly-Si TFTs using picosecond emission microscope [J].
Uraoka, Y ;
Hirai, N ;
Yano, H ;
Hatayama, T ;
Fuyuki, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (01) :28-35
[9]   Degradation behaviors of metal-induced laterally crystallized n-type polycrystalline silicon thin-film transistors under DC bias stresses [J].
Xue, Min ;
Wang, Mingxiang ;
Zhu, Zhen ;
Zhang, Dongli ;
Wong, Man .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (02) :225-232
[10]   "Driving"-Stress-Induced Degradation in Polycrystalline Silicon Thin-Film Transistors and Its Suppression by a Bridged-Grain Structure [J].
Zhang, Meng ;
Zhou, Wei ;
Chen, Rongsheng ;
Wong, Man ;
Kwok, Hoi-Sing .
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (01) :52-55