CSrram: Area-Efficient Low-Power Ex-Situ Training Framework for Memristive Neuromorphic Circuits Based on Clustered Sparsity

被引:6
|
作者
Fayyazi, Arash [1 ]
Kundu, Souvik [1 ]
Nazarian, Shahin [1 ]
Beerel, Peter A. [1 ]
Pedram, Massoud [1 ]
机构
[1] Univ Southern Calif, Ming Hsieh Dept Elect & Comp Engn, Los Angeles, CA 90089 USA
基金
美国国家科学基金会;
关键词
Clustered sparsity; memristive neuromorphic circuits; ex-situ training; Artificial neural networks (ANNs); low power circuits; NEURAL-NETWORKS; DEVICE;
D O I
10.1109/ISVLSI.2019.00090
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Artificial Neural Networks (ANNs) play a key role in many machine learning (ML) applications but pose arduous challenges in terms of storage and computation of network parameters. Memristive crossbar arrays (MCAs) are capable of both computation and storage, making them promising for in-memory computing enabled neural network accelerators. At the same time, the presence of a significant amount of zero weights in ANNs has motivated research in a variety of parameter reduction techniques. However, for crossbar based architectures, the study of efficient methods to take advantage of network sparsity is still in the early stage. This paper presents CSrram, an efficient ex-situ training framework for hybrid CMOS-memristive neuromorphic circuits. CSrram includes a pre-defined block diagonal clustered (BDC) sparsity algorithm to significantly reduce area and power consumption. The proposed framework is verified on a wide range of datasets including MNIST handwritten recognition, fashion MNIST, breast cancer prediction (BCW), IRIS, and mobile health monitoring. Compared to state of the art fully connected memristive neuromorphic circuits, our CSrram with only 25% density of weights in the first junction, provides a power and area efficiency of 1.5x and 2.6x (averaged over five datasets), respectively, without any significant test accuracy loss.
引用
收藏
页码:467 / 472
页数:6
相关论文
共 24 条
  • [1] PHAX: Physical Characteristics Aware Ex-Situ Training Framework for Inverter-Based Memristive Neuromorphic Circuits
    Ansari, Mohammad
    Fayyazi, Arash
    Banagozar, Ali
    Maleki, Mohammad Ali
    Kamal, Mehdi
    Afzali-Kusha, Ali
    Pedram, Massoud
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (08) : 1602 - 1613
  • [2] Fast Fourier transform processor based on low-power and area-efficient algorithm
    Oh, JY
    Lim, MS
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 198 - 201
  • [3] A low-power and area-efficient quaternary adder based on CNTFET switching logic
    Fakhari, Shirin
    Bastani, Narges Hajizadeh
    Moaiyeri, Mohammad Hossein
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 98 (01) : 221 - 232
  • [4] A low-power and area-efficient quaternary adder based on CNTFET switching logic
    Shirin Fakhari
    Narges Hajizadeh Bastani
    Mohammad Hossein Moaiyeri
    Analog Integrated Circuits and Signal Processing, 2019, 98 : 221 - 232
  • [5] Low-Power Area-Efficient Large-Scale IP Lookup Engine Based on Binary-Weighted Clustered Networks
    Onizawa, Naoya
    Gross, Warren J.
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [6] Combinational logic circuits based on a power- and area-efficient memristor with low variability
    Shruti Sandip Ghodke
    Sanjay Kumar
    Saurabh Yadav
    Narendra Singh Dhakad
    Shaibal Mukherjee
    Journal of Computational Electronics, 2024, 23 : 131 - 141
  • [7] Combinational logic circuits based on a power- and area-efficient memristor with low variability
    Ghodke, Shruti Sandip
    Kumar, Sanjay
    Yadav, Saurabh
    Dhakad, Narendra Singh
    Mukherjee, Shaibal
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2024, 23 (01) : 188 - 207
  • [8] Design of an Area-Efficient and Low-Power Hierarchical NoC Architecture Based on Circuit Switching
    Kim, Woo Joo
    Lee, Sung Hee
    Hwang, Sun Young
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (03) : 890 - 899
  • [9] Towards Generic Low-Power Area-Efficient Standard Cell Based Memory Architectures
    Meinerzhagen, P.
    Roth, C.
    Burg, A.
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 129 - 132
  • [10] Ultra Low-Power, Area-Efficient Multiplier Based on Shift-and-Add Architecture
    Javanmardi, Karwan
    Amini, Abdollah
    Cabrini, Alessandro
    2022 29TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2022), 2022, : 120 - 123