An Analytical Approach to Calculate Power and Delay of Carbon-Based Links in On-Chip Networks

被引：4

作者：

Taji, Saeid ^{[1
]}

Karimi, Abbas ^{[1
]}

Ghadiry, Mahdiar ^{[1
]}

Fotovatikhah, Farnaz ^{[1
]}

机构：

[1] Islamic Azad Univ, Arak Branch, Dept Comp Engn, Fac Engn, Arak, Markazi, Iran

来源：

JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE | 2015年 / 12卷 / 08期

关键词：

Carbon Nanotube; On Chip Network; Power; Delay; Analytical Model; NANOTUBE INTERCONNECTS;

D O I：

10.1166/jctn.2015.3957

中图分类号：

O6 [化学];

学科分类号：

0703 ;

摘要：

Using carbon nanotube (CNT) as future interconnection material, promises. low power and delay. In this paper, we estimate the average power and latency of packets in mesh CNT NoC network using an analytical approach. The model is developed based on resistance and capacitance of CNT links. Then using the topology, traffic pattern, and routing algorithm, latency and power dissipation is calculated for a packet. The results show that CNT NOC's power delay product is between 5 to more than 15% less that that of a Cu NoC at different conditions.

引用

页码：1775 / 1779

页数：5

共 50 条

[1] Crosstalk Noise Effects of On-Chip Inductive Links on Power Delivery Networks
Papistas, Ioannis A.
Pavlidis, Vasilis F.
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1938 - 1941
[2] Power reduction of on-chip serial links
Kedia, Amit
Saleh, Resve
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 865 - 868
[3] On-chip testing of a carbon-based platform for electro-adsorption of glutamate
Whulanza, Y.
Arafat, Y. B.
Rahman, S. F.
Utomo, M. S.
Kassegne, S.
HELIYON, 2022, 8 (05)
[4] A Stochastic Network Calculus Based Approach for On-chip Networks
Chen Jin-Wen
Tang Liang
Xi Hong-Sheng
Zhu Jin
2011 30TH CHINESE CONTROL CONFERENCE (CCC), 2011, : 4545 - 4549
[5] Analytical Delay Modeling of On-Chip Hybrid RGLC Interconnect
Naik, Bhattu HariPrasad
Misbahuddin, Md.
Paidimarry, Chandra Sekhar
2017 7TH IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2017, : 505 - 509
[6] A Temperature-dependent Circuit Model for Carbon-based On-chip Global Interconnects
Chiariello, Andrea G.
Maffucci, Antonio
Miano, Giovanni
2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2012,
[7] Efficient link architecture for on-chip serial links and networks
Balachandran, J.
Kuijk, M.
Brebels, S.
Carchon, G.
De Raedt, W.
Nauwelaers, B.
Beyne, E.
2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 53 - +
[8] A Semi-Analytical Approach to Study the Energy Consumption of On-Chip Networks Testing
Nadi, Mandieh
Ghadiry, Mandiar
Ooi, Chia Yee
Marsono, Muhammad Nadzir
JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (02) : 189 - 197
[9] An Analytical Technique for On-Chip Power Amplifier Matching based around Transformer
Mondal, Shreyan
Hashmi, Mohammad S.
2015 IEEE APPLIED ELECTROMAGNETICS CONFERENCE (AEMC), 2015,
[10] Analytical ramp delay model for distributed on-chip RLC interconnects
Coulibaly, LM
Kadim, HJ
2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 457 - 460

← 1 2 3 4 5 →