Fabrication of InP/InGaAs DHBTs with Buried SiO2 Wires

被引:0
|
作者
Takebe, Naoaki [1 ]
Kobayashi, Takashi [1 ]
Suzuki, Hiroyuki [1 ]
Miyamoto, Yasuyuki [1 ]
Furuya, Kazuhito [1 ]
机构
[1] Tokyo Inst Technol, Tokyo 1528550, Japan
基金
日本学术振兴会;
关键词
heterojunction bipolar transistor; InP; MOCVD; CBr4;
D O I
10.1587/transele.E94.C.830
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we report the fabrication and device characteristics of InP/InGaAs double heterojunction bipolar transistors (DHBTs) with buried SiO2 wires. The SiO2 wires were buried in the collector and subcollector layers by metalorganic chemical vapor deposition toward reduction of the base-collector capacitance under the base electrode. A current gain of 22 was obtained at an emitter current density of 1.25 MA/cm(2) for a DHBT with an emitter width of 400 nm. The DC characteristics of DHBTs with buried SiO2 wires were the same as those of DHBTs without buried SiO2 wires on the same substrate. A current gain cutoff frequency (f(T)) of 213 GHz and a maximum oscillation frequency (f(max)) of 100 GHz were obtained at an emitter current density of 725 kA/cm(2).
引用
收藏
页码:830 / 834
页数:5
相关论文
共 50 条
  • [1] Reduction of Base-Collector Capacitance in InP/InGaAs DHBT with Buried SiO2 Wires
    Takebe, Naoaki
    Miyamoto, Yasuyuki
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (05): : 917 - 920
  • [2] InP buried growth of SiO2 wires toward reduction of collector capacitance in HBT
    Miyamoto, Yasuyuki
    Ishida, Masashi
    Yamamoto, Tohru
    Miura, Tsukasa
    Furuya, Kazuhito
    JOURNAL OF CRYSTAL GROWTH, 2007, 298 (867-870) : 867 - 870
  • [3] Fabrication of InP/InGaAs quantum wires by free Cl-2
    Panepucci, R
    Youtsey, C
    Turnbull, DA
    Gu, SQ
    Caneau, C
    Bishop, SG
    Adesida, I
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1995, 13 (06): : 2752 - 2756
  • [4] Extrinsic leakage current on InP/InGaAs DHBTs
    Martin, JC
    Maneux, C
    Labat, N
    Touboul, A
    Riet, M
    Blayac, S
    Kahn, M
    Godin, J
    2003 INTERNATIONAL CONFERENCE INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2003, : 12 - 15
  • [5] Over 450-GHz ft and fmax InP/InGaAs DHBTs With a Passivation Ledge Fabricated by Utilizing SiN/SiO2 Sidewall Spacers
    Kashio, Norihide
    Kurishima, Kenji
    Ida, Minoru
    Matsuzaki, Hideaki
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (10) : 3423 - 3428
  • [6] Fabrication and AFM characterization of gold wires of less than 50 nm width buried in a SiO2 substrate
    Itoua, S.
    Joachim, C.
    Rousset, B.
    Fabre, N.
    Nanotechnology, 1992, 3 (01) : 10 - 15
  • [7] HIGH-RESOLUTION DEFINITION OF BURIED INGAAS/INP WIRES BY SELECTIVE THERMAL
    KERKEL, K
    OSHINOWO, J
    FORCHEL, A
    WEBER, J
    LAUBE, G
    GYURO, I
    ZIELINSKI, E
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1994, 12 (06): : 3685 - 3688
  • [8] Impact of surface traps on downscaled InP/InGaAs DHBTs
    Ruiz-Palmero, JM
    Jäckel, H
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1003 - 1006
  • [9] InP/InGaAs DHBT Technology Using SiN/SiO2 Sidewall Spacers
    Kashio, Norihide
    Kurishima, Kenji
    Ida, Minoru
    Matsuzaki, Hideaki
    2013 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS (IPRM), 2013,
  • [10] NEW DRY ETCHING METHOD FOR THE FABRICATION OF INP/INGAAS QUANTUM WIRES
    PATILLON, JN
    JAY, C
    DELALANDE, C
    IOST, M
    ANDRE, JP
    LECOZ, H
    SIGNLESFREHEL, M
    VLAEMINCK, O
    SOUCAIL, B
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1991, 30 (2B): : L252 - L254