共 50 条
- [1] Delay performance of an input queueing packet switch with two priority classes IEE PROCEEDINGS-COMMUNICATIONS, 1998, 145 (03): : 141 - 144
- [2] Performance analysis of an input queueing ATM switch with two priority classes Perform Eval, 2 (137-149):
- [4] PERFORMANCE ANALYSIS OF AN INPUT AND OUTPUT QUEUING PACKET SWITCH WITH A PRIORITY PACKET DISCARDING SCHEME IEE PROCEEDINGS-COMMUNICATIONS, 1995, 142 (02): : 67 - 74
- [5] Performance analysis of space-priority mechanisms in an input and output queueing ATM switch IEE PROCEEDINGS-COMMUNICATIONS, 1997, 144 (04): : 229 - 236
- [6] Performance analysis of space-priority mechanisms in an input and output queueing ATM switch IEE Proc Commun, 4 (229-236):
- [8] Input queueing multicast ATM packet switch with two priority classes using a priority scheme with a window policy Electron Lett, 20 (1854-1855):
- [10] Packet switch architecture with multiple output queueing GLOBECOM '04: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2004, : 1192 - 1196