Quantum Cost Reduction of Reversible Circuits Using New Toffoli Decomposition Techniques

被引:11
|
作者
Ali, Belayet [1 ]
Hirayama, Takashi [2 ]
Yamanaka, Katsuhisa [2 ]
Nishitani, Yasuaki [2 ]
机构
[1] Iwate Univ, GS Elect Engn & Comp Sci, 4-3-5 Ueda, Morioka, Iwate 0208551, Japan
[2] Iwate Univ, Dept Elect Engn & Comp Sci, Morioka, Iwate 0208551, Japan
关键词
Reversible circuits; Quantum Circuits; Quantum Cost; Toffoli Decomposition; LOGIC;
D O I
10.1109/CSCI.2015.41
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum cost is the most important criteria to evaluate reversible and quantum circuits. Also the fundamental building blocks of reversible and quantum circuits are Multiple-Control Toffoli (MCT) gates. The synthesis of MCT based reversible circuits are usually conducted into two steps. First, MCT circuits are decomposed into quantum circuits and then they are optimized using various techniques such as template matching, moving rules to reduce the quantum cost of reversible circuits. In this paper, we propose new techniques to decompose the Toffoli gates, in which MCT based circuits are mapped into a corresponding quantum realization. The main improvement is that the resulting quantum realization of MCT based circuits makes significantly better realization than those achieved in the earlier approaches and further reduction is possible using some other optimization techniques. Experimental results show that our new techniques enable to get sub-optimal realization of the MCT based reversible circuits in decomposition stage and quantum cost reduction of the reversible circuits is achieved by using that sub-optimal realization.
引用
收藏
页码:59 / 64
页数:6
相关论文
共 50 条
  • [41] Efficient parameterized nonlinear simulation of VLSI circuits using domain decomposition techniques
    Jerome, A.
    Gunupudi, P.
    Nakhla, A.
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 343 - +
  • [42] Analysis of transmission line circuits using multidimensional model reduction techniques
    Gunupudi, P
    Khazaka, R
    Nakhla, M
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2002, 25 (02): : 174 - 180
  • [43] Improving the quantum cost of reversible Boolean functions using reorder algorithm
    Ahmed, Taghreed
    Younes, Ahmed
    Elsayed, Ashraf
    QUANTUM INFORMATION PROCESSING, 2018, 17 (05)
  • [44] Improving the quantum cost of reversible Boolean functions using reorder algorithm
    Taghreed Ahmed
    Ahmed Younes
    Ashraf Elsayed
    Quantum Information Processing, 2018, 17
  • [45] A New CRL Gate as Super Class of Fredkin Gate to Design Reversible Quantum Circuits
    Thapliyal, Himanshu
    Bhatt, Apeksha
    Ranganathan, Nagarajan
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1067 - 1070
  • [46] An Extended approach for Mapping Reversible Circuits to Quantum Circuits using NCV-|v1⟩ library
    Handique, Mousum
    Sonkar, Aayush
    6TH INTERNATIONAL CONFERENCE ON SMART COMPUTING AND COMMUNICATIONS, 2018, 125 : 832 - 839
  • [47] A new design of parity preserving reversible Vedic multiplier targeting emerging quantum circuits
    Noorallahzadeh, Mojtaba
    Mosleh, Mohammad
    Ahmadpour, Seyed-Sajad
    Pal, Jayanta
    Sen, Bibhash
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2023, 36 (05)
  • [48] Reduction of Garbage Outputs and Constant Inputs in Design of Combinational Circuits Using Reversible Logic
    Sooriamala, A. P.
    Thomas, Aby K.
    Korah, Reeba
    2021 SIXTH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2021, : 330 - 334
  • [49] Optimization of Reversible Circuits using Triple-Gate Templates at Quantum Gate Level
    Arpita, Pyreddy Mary
    Datta, Kamalika
    Vemula, Rohith
    Sengupta, Indranil
    2015 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, COMPUTER NETWORKS & AUTOMATED VERIFICATION (EDCAV), 2015, : 120 - 124
  • [50] Quantum Cost Realization of New Reversible Gates with Transformation Based Synthesis Technique
    Jayashree, H., V
    Agrawal, V. K.
    Bharadwaj, Shishir N.
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,