Optimal Cell Design for Enhancing Reliability Characteristics for sub 30 nm NAND Flash Memory

被引：2

作者：

Cho, Eun Suk ^{[1
]}

Kim, Hyun Jung ^{[1
]}

Kim, Byoung Taek ^{[1
]}

Song, Jai Hyuk ^{[1
]}

Song, Du Heon ^{[1
]}

Choi, Jeong-Hyuk ^{[1
]}

Suh, Kang-Deog ^{[2
]}

Chung, Chilhee ^{[1
]}

机构：

[1] Samsung Elect Co, Semicond Business Div, NAND Flash Proc Architecture Team, San 24, Yongin 446711, Gyunggi Do, South Korea

[2] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon 440746, South Korea

来源：

2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM | 2010年

关键词：

Reliability; SCE; Coupling Rario; Floating Gate; NAND Flash; INTERFERENCE;

D O I：

10.1109/IRPS.2010.5488763

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

One of the critical scaling barriers in sub 30 nm NAND Flash technology node is an abrupt threshold voltage drop of cell transistors by short channel effect. It increases program voltage which leads, in turn, to fatal reliability issues. A simple way to relieve the short channel effect is increasing the channel boron concentration. However it degrades endurance characteristics by deteriorating boosting efficiency on inhibit operation. In this paper, we present an optimal cell design for the improved reliability characteristics in the level of mass production for the future NAND Flash with floating gate cells.

引用

页码：611 / 614

页数：4

共 50 条

[1] Reliability of Barrier Engineered Charge Trapping Devices for Sub-30nm NAND Flash
Liu, Rich
Lue, Hang-Ting
Chen, K. C.
Lu, Chih-Yuan
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 697 - 700
[2] SIGNAL PROCESSING TECHNIQUES FOR RELIABILITY IMPROVEMENT OF SUB-20NM NAND FLASH MEMORY
Lee, Dong-hwan
Kim, Jonghong
Sung, Wonyong
2013 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2013, : 318 - 323
[3] Data retention characteristics of sub-100 nm NAND flash memory cells
Lee, JD
Choi, JH
Park, D
Kim, K
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (12) : 748 - 750
[4] A Compact Model for Channel Coupling in Sub-30 nm NAND Flash Memory Device
Kang, Myounggon
Hahn, Wookghee
Park, Il Han
Song, Youngsun
Lee, Hocheol
Choi, Kihwan
Lim, Youngho
Joe, Sung-Min
Chae, Dong Hyuk
Shin, Hyungcheol
JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (10)
[5] The Compact Modeling of Channel Potential in Sub-30-nm NAND Flash Cell String
Kang, Myounggon
Lee, Kyunghwan
Chae, Dong Hyuk
Park, Byung-Gook
Shin, Hyungcheol
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 321 - 323
[6] Hybrid Floating Gate Cell for Sub-20-nm NAND Flash Memory Technology
Blomme, P.
Cacciato, A.
Wellekens, D.
Breuil, L.
Rosmeulen, M.
Kar, G. S.
Locorotondo, S.
Vrancken, C.
Richard, O.
Debusschere, I.
Van Houdt, J.
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 333 - 335
[7] Deep Understanding of Retention Characteristics in Various Conditions in Sub 20-nm NAND Flash Memory
Lee, Kyunghwan
Kang, Myounggon
Shin, Hyungcheol
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (05) : 3155 - 3159
[8] Accurate Lifetime Estimation of Sub-20-nm NAND Flash Memory
Lee, Kyunghwan
Kang, Myounggon
Hwang, Yuchul
Shin, Hyungcheol
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (02) : 659 - 667
[9] Abnormal disturbance mechanism of sub-100 nm NAND flash memory
F Device D1 Team, Flash Division, Hynix Semiconductor Inc., San 136-1 Ami-ri Bubal-eub, Ichon-si, Kyoungki-do 467-701, Korea, Republic of
Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 8 A (6210-6215):
[10] Abnormal disturbance mechanism of sub-100 nm NAND flash memory
Joo, Seok Jin
Yang, Hea Jong
Noh, Keum Hwan
Lee, Hee Gee
Woo, Won Sik
Lee, Joo Yeop
Lee, Min Kyu
Choi, Won Yol
Hwang, Kyoung Pil
Kim, Hyoung Seok
Sim, Sa Yong
Kim, Sook Kyoung
Chang, Hee Hyoun
Bae, Gi Hyoun
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (8A): : 6210 - 6215

← 1 2 3 4 5 →