共 15 条
- [11] *TSMC, 2001, TSMC 0 18 UM LOG RUL
- [12] *US DEP COMM NAT I, 1999, 463 FIPS PUB
- [13] *US DEP COMM NAT I, 2001, 197 FIPS PUB
- [14] *US DEP COMM NAT I, 1998, X952 ANSI
- [15] *VIRT SIL TECHN IN, 1999, NAT 18 STAND CELL LI
A VLSI implementation of a cryptographic processor
被引：0
作者：
Lewis, M
[1
]
Simmons, S
[1
]
机构：
[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7M 5W9, Canada
来源：
CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY
|
2003年
关键词：
CPU;
cryptography;
low power;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ;
0812 ;
0835 ;
1405 ;
摘要：
Current CPU's and DSP's are not well equipped to deal with encryption for communication purposes. The fastest server CPUs cannot handle large numbers of secure connections while low power devices cannot meet the high throughput that new 3G networks are offering without severely sacrificing battery life. To combat these problems, a specialized Crypto-CPU was designed and simulated. The design utilizes new processor and low power design methodologies to create a general purpose processor optimized for cryptographic algorithms. Specialized encryption units and their corresponding instructions were added so that common cryptographic operations could be done quickly and efficiently. The design methodologies, efficiency, cost trade-offs, and simulated performance are presented in this paper.
引用
收藏
页码：821 / 826
页数：6
相关论文